Joint Equalization and Coding for On-Chip Bus Communication

Srinivasa R. Sridhara, Ganesh Balamurugan, Naresh R. Shanbhag
2008 IEEE Transactions on Very Large Scale Integration (vlsi) Systems  
In this paper, we propose using joint equalization and coding to improve on-chip communication speeds by signaling at rates beyond the rate governed by resistance-capacitance (RC) delay of the interconnect. Operating beyond the RC limit introduces inter-symbol interference (ISI). We mitigate the effects of ISI by employing equalization. The proposed equalizer employs a variable threshold inverter whose switching threshold is modified as a function of past output of the bus. We demonstrate even
more » ... igher speedups by combining equalization with crosstalk avoidance coding. Specifically, simulation results for a 10-mm 32-bit bus in 0.13-m CMOS technology show that 1.28 speedup is achievable by equalization alone and 2.30 speedup is achievable by joint equalization and coding.
doi:10.1109/tvlsi.2007.915484 fatcat:4xlzo3z22baxxb2hg74uuffmvi