Performance enhancement in phased logic circuits using automatic slack-matching buffer insertion

Kenneth Fazel, Lun Li, Mitch Thornton, Robert B. Reese, Cherrice Traver
2004 Proceedins of the 14th ACM Great Lakes symposium on VLSI - GLSVLSI '04  
A technique for automatic insertion of slack matching buffers for performance enhancement in the asynchronous design style known as Phased Logic (PL) is described. A description of how slack matching buffers can offer throughput increases in PL circuitry is presented and is supported through the use of a simulation tool developed for modeling the timing behavior of PL circuits. A description of the architecture of the simulator and its implementation is also discussed. Based on the analysis of
more » ... esults provided by the simulator and the topological characteristics of a PL circuit, an algorithm for automatic slack matching buffer placement is devised. Examples of the buffer insertion technique are given and the effectiveness of the technique is evaluated through a set of experimental results.
doi:10.1145/988952.989051 dblp:conf/glvlsi/FazelLTRT04 fatcat:vy2fnpy24bbtxc6ox7pgkthpfy