A Yield and Speed Enhancement Technique Using Reconfigurable Devices Against Within-Die Variations on the Nanometer Regime

K. Kobayashi, M. Kotani, K. Katsuki, Y. Takatsukasa, K. Ogata, Y. Sugihara, H. Onodera
2006 2006 International Conference on Field Programmable Logic and Applications  
A reconfiguralbe device can be utilized to enhance speed and yield on the sub-100nm device technologies, in which large within-die (WID) variations will degrade speed and cause huge yield loss in conventional fixed-structured ASICs. In the proposed scheme, configurations of all fabricated chips are optmized according to measured intra variations of LUTs and switch matrixes. Two LSIs are fabricated in a 90nm CMOS process. We successfully measured WID variations on the first LUT array LSI. The
more » ... ed is enhanced by 4.1% in average on the second variation-aware FPGA LSIs to optmize configurations by the measured WID variations.
doi:10.1109/fpl.2006.311276 dblp:conf/fpl/KobayashiKKTOSO06 fatcat:zfhdn5mjs5b65aejlsqreva5vy