A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf
.
Mapping for Maximum Performance on FPGA DSP Blocks
2016
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
The version presented here may differ from the published version or, version of record, if you wish to cite this item you are advised to consult the publisher's version. Please see the 'permanent WRAP url' above for details on accessing the published version and note that access may require a subscription.
doi:10.1109/tcad.2015.2474363
fatcat:d7h3zoo6dze5fl2mjhwsjfnqui