A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit the original URL.
The file type is application/pdf.
A New design Approach to Synchronous 8 bit counter
International Research Journal of Engineering and Technology
unpublished
Preserved Fulltext
This paper introduces a new design approach to the Synchronous 8-bit counter, which reduces the area, a cost effective factor. In this paper a Synchronous 8 bit counter using Edge Triggered D flip flop is designed and Area comparison is made with our new Design in terms of number of slices occupied. Design is Implemented in XilinX9.1 using Structural code Verilog and finally. Synthesized on Vertex5 FPGA.
fatcat:fkwluhqyjvdpfjzxswxqn56jmu