Early wire characterization for predictable network-on-chip global interconnects

Ilhan Hatirnaz, Stephane Badel, Nuria Pazos, Yusuf Leblebici, Srinivasan Murali, David Atienza, Giovanni De-Micheli
2007 Proceedings of the 2007 international workshop on System level interconnect prediction - SLIP '07  
This work envisions a common design methodology, applicable for every interconnect level and based on early wire characterization, to provide a faster convergence to a feasible and robust design. We claim that such a novel design methodology is vital for upcoming nanometer technologies, where increased variations in both device characteristics and interconnect parameters introduce tedious design closure problems. The proposed methodology has been successfully applied to the wire synthesis of a
more » ... etwork-on-Chip interconnect to: (i) achieve a given delay and noise goals, and (ii) attain a more power-efficient design with respect to existing techniques.
doi:10.1145/1231956.1231969 dblp:conf/slip/HatirnazBPLMAM07 fatcat:t6v6g2qnk5be3i3ywm3uwxpwdm