A DSP-Enhanced 32-Bit Embedded Microprocessor [chapter]

Hyun-Gyu Kim, Hyeong-Cheol Oh
2005 Lecture Notes in Computer Science  
EISC (Extendable Instruction Set Computer) is a compressed code architecture developed for embedded applications. In this paper, we propose a DSP-enhanced embedded microprocessor based on the 32-bit EISC architecture. We present how we could exploit the special features, and how we could overcome the deficits, of the EISC architecture to accelerate DSP applications with a relatively low hardware overhead. Our simulations and experiments show that the proposed DSP-enhanced processor reduces the
more » ... verage execution time of the DSP kernels considered in this work by 47.8% and the DSP applications by 29.3%. The proposed DSP enhancements cost about 10300 gates and do not increase the clock frequency. The proposed DSP-enhanced processor has been embedded in an SoC for video processing and proven in silicon.
doi:10.1007/11596356_5 fatcat:247apidt2nd53n4vuwocgnijfa