A Network-on-Chip-based turbo/LDPC decoder architecture

C. Condo, M. Martina, G. Masera
2012 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)  
The current convergence process in wireless technologies demands for strong efforts in the conceiving of highly flexible and interoperable equipments. This contribution focuses on one of the most important baseband processing units in wireless receivers, the forward error correction unit, and proposes a Network-on-Chip (NoC) based approach to the design of multi-standard decoders. High level modeling is exploited to drive the NoC optimization for a given set of both turbo and
more » ... Check (LDPC) codes to be supported. Moreover, synthesis results prove that the proposed approach can offer a fully compliant WiMAX decoder, supporting the whole set of turbo and LDPC codes with higher throughput and an occupied area comparable or lower than previously reported flexible implementations. In particular, the mentioned design case achieves a worst-case throughput higher than 70 Mb/s at the area cost of 3.17 mm 2 on a 90 nm CMOS technology.
doi:10.1109/date.2012.6176715 dblp:conf/date/CondoMM12 fatcat:nvvy4hpeljd4vovg2bg337qdsa