A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf
.
Viterbi Accelerator for Embedded Processor Datapaths
2012
2012 IEEE 23rd International Conference on Application-Specific Systems, Architectures and Processors
We present a novel architecture for a lightweight Viterbi accelerator that can be tightly integrated inside an embedded processor datapath. We investigate the accelerator's impact on processor performance by using the EEMBC Viterbi benchmark and the in-house Viterbi Branch Metric kernel. Our evaluation based on the EEMBC benchmark shows that an accelerated 65-nm 2.7-ns processor datapath is 20% larger but 90% more cycle efficient than a datapath lacking the Viterbi accelerator, leading to an
doi:10.1109/asap.2012.24
dblp:conf/asap/AzharSAVHAL12
fatcat:fsyqrwhc3ffxndqte3xm4j77re