Internet Archive Scholar

Interfacing a high speed crypto accelerator to an embedded CPU

A. Hodjat, I. Verbauwhede
Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, 2004.  

Preserved Fulltext

fulltext thumbnail
Web Archive Capture PDF (759.5 kB)
https://web.archive.org/web/20070328084040/http://www.emsec.ee.ucla.edu:80/pdf/2004asilomar_hodjat.pdf

A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2007; you can also visit the original URL. The file type is application/pdf.

Crypto co-processors are needed for acceleration of encryption functions. But critical to the performance gain is the selection of an adequate interface. This paper presents the AES acceleration for two interface options to the LEON CPU core: the CPI interface and the memorymapped interface. The complete system including the LEON core and the loosely coupled AES accelerators are implemented on an FPGA and the software programs that control the AES accelerators are tested. The cycle count, the
more » ... roughput, the LUT usage, and the energy cost of running a complete AES program using the above accelerators are compared with a pure software implementation, and with a tightly coupled instruction set extension option. 0-7803-8622-
doi:10.1109/acssc.2004.1399180 fatcat:efvf3t2y4be4zi5w7ydtvoe4wq
Citation

A. Hodjat, I. Verbauwhede. "Interfacing a high speed crypto accelerator to an embedded CPU." Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, 2004.