A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf
.
Communication delay analysis of fault-tolerant pipelined circuit switching in torus
2007
Journal of computer and system sciences (Print)
Large-scale parallel systems, Multiprocessors System-on-Chip (MP-SoCs), multicomputers, and cluster computers are often composed of hundreds or thousands of components (such as routers, channels and connectors) that collectively possess failure rates higher than what arise in the ordinary systems. One of the most important issues in the design of such systems is the development of the efficient fault-tolerant mechanisms that provide high throughput and low latency in communications to ensure
doi:10.1016/j.jcss.2007.02.003
fatcat:6twe6eydyzfzvk6erfq2itvqsq