A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2009; you can also visit the original URL.
The file type is application/pdf
.
Timing-driven logic bi-decomposition
2003
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
An approach for logic decomposition that produces circuits with reduced logic depth is presented. It combines two strategies: logic bi-decomposition of Boolean functions and tree-height reduction of Boolean expressions. It is a technology-independent approach that enables one to find tree-like expressions with smaller depths than the ones obtained by state-of-the-art techniques. The approach can also be combined with technology mapping techniques aiming at timing optimization. Experimental
doi:10.1109/tcad.2003.811447
fatcat:bpejh75tevctfkrr5c4qvoyqeu