A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf
.
Architecture design of a high-performance dual-symbol binary arithmetic coder for JPEG2000
2009
2009 16th IEEE International Conference on Image Processing (ICIP)
The embedded-block coding with optimized truncation (EBCOT), which consists of a bit-plane coder (BPC) and a binary arithmetic coder (BAC), is the bottleneck in realizing a high-performance JPEG2000 encoding system due to its characteristics of bit-wise processing. Although efficient architectures for BPCs have been presented, the performance of EBCOT is mainly restricted by BAC because of its sequential processing nature. In this paper, we propose a novel architecture for BAC which is based on
doi:10.1109/icip.2009.5414131
dblp:conf/icip/RhuP09
fatcat:qqyf4tjfv5b2njcadf622k6mj4