Visualization support for FPGA architecture exploration

Konstantin Nasartschuk, Rainer Herpers, Kenneth B. Kent
2012 2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP)  
Nowadays Field Programmable Gate Arrays (FPGA) are used in many fields of research, e.g. to create prototypes of hardware or in applications where hardware functionality has to be changed more frequently. Boolean circuits, which can be implemented by FPGAs are the compiled result of hardware description languages such as Verilog or VHDL. Odin II is a tool, which supports developers in the research of FPGA based applications and FPGA architecture exploration by providing a framework for
more » ... mework for compilation and verification. In combination with the tools ABC, T-VPACK and VPR, Odin II is part of a CAD flow, which compiles Verilog source code that targets specific hardware resources. This paper describes the development of a graphical user interface as part of Odin II. The goal is to visualize the results of these tools in order to explore the changing structure during the compilation and optimization processes, which can be helpful to research new FPGA architectures and improve the workflow. ii CONTENTS
doi:10.1109/rsp.2012.6380701 dblp:conf/rsp/NasartschukHK12 fatcat:qju5krpbzfa5jk2utk5cwy763e