A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2004; you can also visit the original URL.
The file type is application/pdf.
N.K. Ratha, A.K. Jain, D.T. Rover. "FPGA-based high performance page layout segmentation." Proceedings of the Sixth Great Lakes Symposium on VLSI 29-34