A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2004; you can also visit the original URL.
The file type is application/pdf
.
Power-constrained CMOS scaling limits
2002
IBM Journal of Research and Development
The scaling of CMOS technology has progressed rapidly for three decades, but may soon come to an end because of powerdissipation constraints. The primary problem is static power dissipation, which is caused by leakage currents arising from quantum tunneling and thermal excitations. The details of these effects, along with other scaling issues, are discussed in the context of their dependence on application. On the basis of these considerations, the limits of CMOS scaling are estimated for various application scenarios.
doi:10.1147/rd.462.0235
fatcat:ktxzz5yjoffc3civ6uelepesga