High speed low complexity radix-16 Max-Log-MAP SISO decoder

Oscar Sanchez, Christophe Jegoy, Michel Jezequel, Yannick Saouter
2012 2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)  
At present, the main challenge for hardware implementation of turbo decoders is to achieve the high data rates required by current and future communication system standards. In order to address this challenge, a low complexity radix-16 SISO decoder for the Max-Log-MAP algorithm is proposed in this paper. Based on the elimination of parallel paths in the radix-16 trellis diagram, architectural solutions to reduce the hardware complexity of the different blocks of a SISO decoder are detailed.
more » ... over, two complementary techniques are introduced in order to overcome BER/FER performance degradation when turbo decoders based on the proposed SISO decoder are considered. Thus, a penalty lower than 0.05dB is observed for a 8 state binary turbo code with respect to a traditional radix-2 turbo decoder for 6 decoding iterations.
doi:10.1109/icecs.2012.6463718 dblp:conf/icecsys/SanchezJJS12 fatcat:2a3jsqspqvbcbe2n4pruer43lu