A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2022; you can also visit the original URL.
The file type is application/pdf
.
A Basic Study on Hardware Implementation of SOM Learning Algorithm by using High-level Synthesis Method
高位合成による SOM 学習アルゴリズムのハードウェア実装に関する基礎的研究
2019
高位合成による SOM 学習アルゴリズムのハードウェア実装に関する基礎的研究
In a conventional way for Hardware implementation of neural networks (including SOM), we should transform a biological neuron model into logic-circuit structure and then circuit compiler translates the hardware description into an actual circuit which is built in FPGA. In recent years, circuit compilers can synthesize target logic circuits from a description of the processing algorithm immediately. This method is called "High-level Synthesis (HLS)" and it is used for hardware implementation of
doi:10.14864/fss.35.0_288
fatcat:zyukrkqpxzdj3ifjpafnbwrhja