At-speed delay characterization for IC authentication and Trojan Horse detection

Jie Li, John Lach
2008 2008 IEEE International Workshop on Hardware-Oriented Security and Trust  
New attacker scenarios involving integrated circuits (ICs) are emerging that pose a tremendous threat to national security. Concerns about overseas fabrication facilities and the protection of deployed ICs have given rise to methods for IC authentication (ensuring that an IC being used in a system has not been altered, replaced, or spoofed) and hardware Trojan Horse (HTH) detection (ensuring that an IC fabricated in a nonsecure facility contains the desired functionality and nothing more), but
more » ... nothing more), but significant additional work is required to quell these treats. This paper discusses how a technique for precisely measuring the combinational delay of an arbitrarily large number of register-to-register paths internal to the functional portion of the IC can be used to provide the desired authentication and design alteration (including HTH implantation) detection. This low-cost delay measurement technique does not affect the main IC functionality and can be performed at-speed at both test-time and run-time.
doi:10.1109/hst.2008.4559038 dblp:conf/host/LiL08 fatcat:ni6dab5rrrgzdggh2b6c4iy6fi