A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2022; you can also visit the original URL.
The file type is application/pdf
.
Filters
Rewrite rule inference using equality saturation
2021
Proceedings of the ACM on Programming Languages (PACMPL)
E-graphs can compactly represent the exponentially large sets of enumerated terms and potential rewrite rules. ...
Many compilers, synthesizers, and theorem provers rely on rewrite rules to simplify expressions or prove equivalences. ...
We are grateful to Andrew Reynolds for answering our questions about CVC4's rule synthesis component, to Pavel Panchekha and Oliver Flatt for helping us run Herbie with Ruler's rules, and to Sorawee Porncharoenwase ...
doi:10.1145/3485496
fatcat:hdgbjw4xjzc5xehtwevkkd2nuq
Rewrite Rule Inference Using Equality Saturation
[article]
2021
arXiv
pre-print
E-graphs can compactly represent the exponentially large sets of enumerated terms and potential rewrite rules. ...
Many compilers, synthesizers, and theorem provers rely on rewrite rules to simplify expressions or prove equivalences. ...
We are grateful to Andrew Reynolds for answering our questions about CVC4's rule synthesis component, to Pavel Panchekha and Oliver Flatt for helping us run Herbie with Ruler's rules, and to Sorawee Porncharoenwase ...
arXiv:2108.10436v1
fatcat:254trb66wjbcpku7ifyzsz3mpq
Verified lifting of stencil computations
2016
SIGPLAN notices
We have implemented verified lifting in a system called STNG and have evaluated it using microbenchmarks, mini-apps, and real-world applications. ...
This paper demonstrates a novel combination of program synthesis and verification to lift stencil computations from low-level Fortran code to a high-level summary expressed using a predicate language. ...
Acknowledgements This work was partially supported by DOE Office of Science Awards DE-SC0005288 and DE-SC0008923. ...
doi:10.1145/2980983.2908117
fatcat:wxgagts4ajbt3lpxstczysqjyi
Verified lifting of stencil computations
2016
Proceedings of the 37th ACM SIGPLAN Conference on Programming Language Design and Implementation - PLDI 2016
We have implemented verified lifting in a system called STNG and have evaluated it using microbenchmarks, mini-apps, and real-world applications. ...
This paper demonstrates a novel combination of program synthesis and verification to lift stencil computations from low-level Fortran code to a high-level summary expressed using a predicate language. ...
Acknowledgements This work was partially supported by DOE Office of Science Awards DE-SC0005288 and DE-SC0008923. ...
doi:10.1145/2908080.2908117
dblp:conf/pldi/KamilCIS16
fatcat:siayelnp4vb4jogvfxdsso7oxm
Yükseköğrenim İngilizce hazırlık derslerinde akademik okuma öğretimi: Deneyimli bir İngilizce öğretim görevlisinin niteliksel vaka incelemesi
2020
RumeliDE Dil ve Edebiyat Araştırmaları Dergisi
She reported teaching and practicing a number of pre-, while-and post-reading strategies. The reading instruction practices of the instructor displayed full compatibility with her concerning views. ...
The instructor has forty-one years of teaching experience, was given the Excellence in Teaching Award by her institution and is an active digital immigrant with two educational blogs. ...
Thus, provided the teacher is a reflective practitioner, unveiling the hidden in such a system is likely to be a useful source for the teacher himself, colleagues and language teacher education programs ...
doi:10.29000/rumelide.792243
fatcat:gcvjhlnrxjbrbd4b4cmzrakeqy
Towards Automatic High-Level Code Deployment on Reconfigurable Platforms: A Survey of High-Level Synthesis Tools and Toolchains
2020
IEEE Access
Heterogeneous computing systems with tightly coupled processors and reconfigurable logic blocks provide great scope to improve software performance by executing each section of code on the processor or ...
Logic synthesis from arbitrary high-level code remains an open problem with dynamic data structures, function pointers and recursion all presenting challenges. ...
the code rewrite effort for FPGA programming. ...
doi:10.1109/access.2020.3024098
fatcat:hk7s2deq6zgp5fnuwvm5k6jodu
Exocompilation for productive programming of hardware accelerators
2022
Proceedings of the 43rd ACM SIGPLAN International Conference on Programming Language Design and Implementation
Schedules are defined as composable rewrites within the language, and we develop a set of effect analyses which guarantee program equivalence and memory safety through these transformations. ...
We show that Exo enables rapid development of stateof-the-art matrix-matrix multiply and convolutional neural network kernels, for both an embedded neural accelerator and x86 with AVX-512 extensions, in ...
Government under the DARPA RTML program (contract FA8650-20-2-7006) and NSF awards CCF-1723445 & CCF-1846502. ...
doi:10.1145/3519939.3523446
fatcat:ak3wlrnzvvacrktvdzjqfa5pdm
Differentiable Visual Computing
[article]
2019
arXiv
pre-print
This enables automatic generation of the gradients of arbitrary Halide programs, at high performance, with little programmer effort. ...
Traditionally, practitioners have been constrained to composing programs with a limited set of operators, or hand-deriving derivatives. ...
Systems-wise, program synthesis techniques [128] have been proven to be useful for finding program transformations. ...
arXiv:1904.12228v2
fatcat:mlhfrmp4rzhenbwk4yuljunctm
Halide
2013
Proceedings of the 34th ACM SIGPLAN conference on Programming language design and implementation - PLDI '13
Image processing pipelines combine the challenges of stencil computations and stream programs. ...
and across different hardware architectures, including multicores with SIMD, and heterogeneous CPU+GPU execution. ...
This work was supported by DOE Award DE-SC0005288, NSF grant 0964004, grants from Intel and Quanta, and gifts from Cognex and Adobe. ...
doi:10.1145/2491956.2462176
dblp:conf/pldi/Ragan-KelleyBAPDA13
fatcat:tr3fzvh5arbbbo4nn2iqpivdaa
Halide
2013
SIGPLAN notices
Image processing pipelines combine the challenges of stencil computations and stream programs. ...
and across different hardware architectures, including multicores with SIMD, and heterogeneous CPU+GPU execution. ...
This work was supported by DOE Award DE-SC0005288, NSF grant 0964004, grants from Intel and Quanta, and gifts from Cognex and Adobe. ...
doi:10.1145/2499370.2462176
fatcat:afs2mud2unentdmcazyg2qhiqq
Stateful Dataflow Multigraphs: A Data-Centric Model for Performance Portability on Heterogeneous Architectures
[article]
2020
arXiv
pre-print
By combining fine-grained data dependencies with high-level control-flow, SDFGs are both expressive and amenable to program transformations, such as tiling and double-buffering. ...
These transformations are applied to the SDFG in an interactive process, using extensible pattern matching, graph rewriting, and a graphical user interface. ...
peak hardware performance, and up to five orders of magnitude faster than naïve FPGA code written with High-Level Synthesis, all from the same program source code ...
arXiv:1902.10345v3
fatcat:4aerjkgf2fguhlbcbrw7g2uw5e
LIPIcs, Volume 32, SNAPL'15, Complete Volume
[article]
2015
The Need for Language Support for Fault-Tolerant Distributed Systems Robin Milner, Joachim Parrow, and David Walker
Toward a Dependability Case Language and Workflow for a Radiation Therapy System Acknowledgments ...
(Working Group on Functional Programming) for valuable feedback on various aspects of this project. ...
and synthesis that many of us surely believe could, with appropriate adaptations and focus, reduce costs and improve reliability for safety-critical systems. ...
doi:10.4230/lipics.snapl.2015
fatcat:ljoxwa7wp5achn2tbrmpriez7y
From constraint programming to heterogeneous parallelism
[article]
2020
Consequently, well-designed accelerator DSLs and libraries support computational idioms with their programming models and function interfaces. ...
Therefore, heterogeneous acceleration is primarily accessible via libraries and domain-specific languages (DSLs), requiring application rewrites and resulting in vendor lock-in. ...
[38] propose constraints to verify the correctness of program transformations with their system for Parameterized Equivalence Checking (PEC). ...
doi:10.7488/era/309
fatcat:7o26d74r6rb5hkp2wiutvehv3u