Filters








11 Hits in 3.0 sec

Overcoming limitations of the SystemC data introspection

C. Genz, R. Drechsler
2009 2009 Design, Automation & Test in Europe Conference & Exhibition  
Native C++ data types for instance will not appear in meta-data extracted by introspection facilities.  ...  Today verification, testing and debugging of SystemC models can be applied at an early stage in the design process.  ...  But simulation is not able to collect information that is lost after C++ compilation, like array dimensions or declaration names.  ... 
doi:10.1109/date.2009.5090734 dblp:conf/date/GenzD09 fatcat:np465ga3xbbgrp5fj4qiefocdm

Static Analysis of Transaction-Level Communication Models

G. Agosta, F. Bruschi, D. Sciuto
2008 IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems  
Even for this problem, a brute force simulation approach would be impractical.  ...  The reference version of TLM considered is the OSCI library. The methodology is based on the computation of metrics that abstract useful information from the initial system model.  ...  Simulation-based validation through executable models of a system is commonly employed in the embedded systems design community in the first phases of the design process to evaluate the different architectural  ... 
doi:10.1109/tcad.2008.925791 fatcat:4imw6jujlve5zhjheyitjqu7py

OCCN: a NoC modeling framework for design exploration

Marcello Coppola, Stephane Curaba, Miltos D. Grammatikakis, Riccardo Locatelli, Giuseppe Maruccia, Francesco Papariello
2004 Journal of systems architecture  
) based on an object-oriented C++ library built on top of SystemC.  ...  Models are usually based on core functionality written in ANSI C and a SystemC-based wrapper.  ...  These models would eventually be hooked to the OCCN framework for SystemC simulation data analysis, and visualization.  ... 
doi:10.1016/j.sysarc.2003.07.002 fatcat:6vh6vhufubc65he3sekmjjinfq

Automated HW/SW Co-Verification of SystemC Designs Using Timed Automata

Paula Herber
2012 it - Information Technology  
Um eine formale Basis für unseren Ansatz zu etablieren, definieren wir eine formale Semantik für SystemC.  ...  Die Verifikationstechniken, die für SystemC eingesetzt werden, sind jedochüberwiegend ad hoc und unsystematisch.  ...  SystemC SystemC [IEE05] was introduced by the Open SystemC Initiative (OSCI) in 1999 6 .  ... 
doi:10.1524/itit.2012.0692 fatcat:r5atkjzrpvdhzpm4tunx2oiovy

Interoperability as a design issue in C++ based modeling environments

Frederic Doucet, Rajesh Gupta, Masato Otsuka, Patrick Schaumont, Sandeep Shukla
2001 Proceedings of the 14th international symposium on Systems synthesis - ISSS '01  
In this paper we focus on model reusability, analyzing various dimensions of the reusability of C++ based models, in an integration environment for building SOC models.  ...  The increasing heterogeneity and complexity of VLSI systems has made the use of C++ popular for building simulation and synthesis models at higher levels of abstraction.  ...  ACKNOWLEDGMENTS We gratefully acknowledge the support for this research from DARPA/ITO under contract DABT63-98-C-004, the National Science Foundation (NSF), the Semiconductor Research Corporation (SRC  ... 
doi:10.1145/500016.500020 fatcat:j2p6ddrbzndwve6yylmoco3uiq

A simulation based approach for incorporating virtual components IP cores into multimedia systems design

A. Baganne, I. Bennour, M. Elmarzougui, E. Martin
2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03).  
In this paper, we present a C++/SystemC based simulation flow at multiple levels of abstraction.  ...  An illustrative case study for wavelet based compression system design shows that our methodology supports efficient algorithmic specification, where IP models can be easily incorporated, modified and  ...  In this paper we briefly describe our co-simulation design flow for IP based design and.  ... 
doi:10.1109/icassp.2003.1202419 dblp:conf/icassp/BaganneBE003 fatcat:fdzcnlkruvexrh6a4lnlzuwa5e

A multi-level design flow for incorporating IP cores: case study of 1D wavelet IP integration

A. Baganne, I. Bennour, M. Elmarzougui, R. Gaiech, E. Martin
2003 Design, Automation and Test in Europe Conference and Exhibition  
In this paper, we present a C++/SystemC based simulation flow at multiple levels of abstraction.  ...  An illustrative case study for wavelet based compression system design shows that our methodology supports efficient algorithmic specification, where IP models can be easily incorporated, modified and  ...  In this paper we present a co-simulation design flow for IP based design.  ... 
doi:10.1109/date.2003.1253837 fatcat:psl7dn5dr5csvfb5nar4w3cjti

Efficient Modelling and Simulation Methodology for the Design of Heterogeneous Mixed-Signal Systems on Chip

Torsten Mähne
2011
Diese Arbeit setzt auf den OSCI SystemC AMS extensions auf.  ...  This work uses the C++-based simulation framework SystemC with its AMS extensions.  ...  All type names encoding base dimensions or base units are conserved.  ... 
doi:10.5075/epfl-thesis-4993 fatcat:ty4carexfrbwtiu5bpjzd2abq4

Optimizing Dataflow Programs for Hardware Synthesis

Ab Al Hadi Bin Ab Rahman
2014
Initiative (OSCI), which provides the implementation of SystemC models and testbench can be compiled using a standard C++ compiler, and can then be simulated either using a standard simulator, or a waveform  ...  SystemC and C Perhaps the most widely used specification for software/hardware co-design and simulation is SystemC [94] .  ...  The design points are now analyzed for implementation on the target Xilinx Virtex-5 FPGA.  ... 
doi:10.5075/epfl-thesis-6059 fatcat:genu3a5n4fdsdax3rqxi6mgeju

Bibliographic Information [chapter]

Curculionoidea I  
Abstract-In this paper we present a dataflow processor architecture based on [1] , which is driven by controlflow generated tokens.  ...  So the increasing processor-memory gap hits dataflow architectures harder then von Neumann based architectures.  ...  Um T gegen 0 streben zu lassen, wird die Simulation des neuronalen Netzes mit T := T 0 begonnen und nach erreichen eines stabilen Zustandes erneut mit T := T ⋅ dect, wobei dect ∈ (0,1) gestartet, bis T  ... 
doi:10.1163/9789004260931_005 fatcat:32yklurbmfaqnaknxm32ao7fme

SIMUL 2013 The Fifth International Conference on Advances in System Simulation

Marek Bauer, Pascal Lorenz
Forward The Fifth International Conference on Advances in System Simulation (SIMUL 2013), held on   unpublished
While different simulation events are already scheduled for years, SIMUL 2013 identified specific needs for ontology of models, mechanisms, and methodologies in order to make easy an appropriate tool selection  ...  We also gratefully thank the members of the SIMUL 2013 organizing committee for their help in handling the logistics and for their work that is making this professional meeting a success.  ...  Our final goal is to implement the prediction-based distributed parallel event-driven HDL simulation method on commercial Verilog simulators, and it is under investigation. ACKNOWLEDGMENT  ... 
fatcat:ddcfmj7lybhlxlrxgji3dp43qu