A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
Filters
Three-phase chip planning-an improved top-down chip planning strategy
1992
IEEE/ACM International Conference on Computer-Aided Design
Preserved Fulltext
This paper introduces an improved top-down chip planning method that reduces the effects of these deviations. ...
The most important precondition for top-down chip planning is a good area estimation. ...
These differences between estimation and final layout make an improved top-down chip planning method necessary. We developed such a new planning strategy which we call Three-Phase Chip Planning. ...
doi:10.1109/iccad.1992.279306
dblp:conf/iccad/SchurmannAZ92
fatcat:v2jn75jujbcttjmai53q42l3ly
PLAYOUT — A Hierarchical Layout System
[chapter]
1988
GI — 18. Jahrestagung II
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
The early design phases like Hardware/Software Co-design, High-Level Synthesis, and Logic Synthesis cover the left part of the plane while the physical design phase consisting of Chip Planning, Place&Route ...
We split the physical domain into floorplan and masklayout because of our chip planning emphasis. ...
In the floorplan domain we performed three different experiments: • pure top-down chip planning • (iterative) three-phase chip planning • comparison of the top-down and the bottom-up design styles. ...
doi:10.1007/978-3-642-74135-7_2
dblp:conf/gi/Zimmermann88
fatcat:zk7pm3urrjhhfczpxevrj2gwci
Teaching top down design of analog/mixed signal ICs through design projects
2007
Conference proceedings - Frontiers in Education Conference
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit the original URL.
The file type is application/pdf.
Throughout the project, the project members will improve their design skills and create an understanding for the importance of a systematic top-down design methodology at the different levels of the design ...
Index Terms -IC design, IC projects, top down design. ...
COURSE ORGANISATION The eight-week full-time course is divided into three phases. ...
doi:10.1109/fie.2007.4417874
fatcat:ix4x2fjvfzasdjcpewwge6qfoq
Early-Stage Planning of Switched-Capacitor Converters in a Heterogeneous Chip
2020
IEEE Access
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2020; you can also visit the original URL.
The file type is application/pdf.
Hence in this paper we propose an early stage SCCs planning framework to obtain the SCC supply scheme together with the optimized Metal-Insulator-Metal (MIM) capacitance allocation and converter ratio ...
Besides, our method could also explore to find the best number of used SCCs for a given chip. The experiments show the results of our SCC planning methods. ...
Motivated by the aforementioned observations, in this work, we propose an early stage SCCs planning framework to improve the energy efficiency of the multi-core chips when the number of SCCs is less than ...
doi:10.1109/access.2020.2986335
fatcat:oshwftqoejbclheigssshr3cje
Cache Hierarchy-Aware Query Mapping on Emerging Multicore Architectures
2017
IEEE transactions on computers
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2019; you can also visit the original URL.
The file type is application/pdf.
Our solution achieves up to 25 percent improvement in individual query execution times and 15-19 percent improvement in throughput over the default Linux-based process scheduler. ...
We evaluate our scheme using the TPC-H benchmarks on an Intel Xeon based multicore. ...
In brief, a multi-level partitioning algorithm can be divided into three distinct phases. ...
doi:10.1109/tc.2016.2605682
fatcat:fdfe4mhddrhyfk4isdwak2tkd4
PNR flow methodology for congestion optimization using different macro placement strategies of DDR memories
2021
International Journal of Advanced Technology and Engineering Exploration
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2022; you can also visit the original URL.
The file type is application/pdf.
Three macro placement strategies have been explored as under. 1) Island macro placement -All the macros are placed together on one side of the core area forming an island. ...
has become less negative, indicating an improvement in timing QOR in Table 5 . ...
doi:10.19101/ijatee.2021.874162
fatcat:5oanzuqwbvgzbe43nvh3wlzaxm
IBM's 50 Million gate ASICs
2003
Proceedings of the 2003 conference on Asia South Pacific design automation - ASPDAC
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
paper describes the current tool and methodology development efforts focused on enabling ASIC and SoC designs of these sizes and complexity, centered around the reduction of design turn-around-time, improvement ...
Synthesis tools cannot, at present, optimize an entire 50M gate chip, and thus individual partitions (from design planning) are synthesized. ...
Design Planning The designer uses various tools for Design Planning [8] to analyze the design for timing behavior, chip area requirements, and power consumption. ...
doi:10.1145/1119772.1119915
dblp:conf/aspdac/KoehlLD03
fatcat:37j5z3tnxfac5lqe3p5o7kuw4m
Key features of the design methodology enabling a multi-core SoC implementation of a first-generation CELL processor
2006
Proceedings of the 2006 conference on Asia South Pacific design automation - ASP-DAC '06
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2010; you can also visit the original URL.
The file type is application/pdf.
The chip has been tested at various temperatures, voltages, and frequencies. Correct operation has been observed in the lab on first pass silicon at frequencies well over 4GHz. ...
Key features of this methodology are broad optimization with fast rule-based analysis engines using macrolevel abstraction for constraints propagation up/down the design hierarchy, coupled with accurate ...
The chip verification uses Top down Specification / Bottom up Implementation strategy. ...
doi:10.1145/1118299.1118497
fatcat:ijuxxmwlyba7neqnj7fdnp26ee
Low power network on chip architectures: A survey
2020
Computer Science and Information Technologies
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2021; you can also visit the original URL.
The file type is application/pdf.
Mostly communication now days is done through SoC (system on chip) models so, NoC (network on chip) architecture is most appropriate solution for better performance. ...
Use of power should be diminished in every region of network chip architecture. ...
[35] In 2015, Framework on-chip (NOC) improvement has advanced an advantageous reaction for versatility issue. ...
doi:10.11591/csit.v2i3.p158-168
fatcat:rzmirvcyxfao7pu3k2nxsjmhzy
Latecomer's strategy: An assessment of BDS industrialization policy
2016
Space policy
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
Then a stakeholder analysis is conducted to analyze the consideration behind current strategy. ...
This paper also comes up with several policy recommendations for Chinese decision makers' reference to improve BDS related policies in the future from a latecomer's perspective based on detailed comparison ...
Thanks two anonymous reviewers for their helpful comments on an earlier draft of this paper. Thanks all the interviewees who generous share their knowledge and insights on this topic. ...
doi:10.1016/j.spacepol.2016.10.009
fatcat:zse4hv7ut5edbd46u7itrl32ze
Clover – A B-mode polarization experiment
2006
New astronomy reviews (Print)
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit the original URL.
The file type is application/pdf.
Other Versions
It consists of three telescopes operating at 97, 150, and 220 GHz and will be sited in Chile at the Llano de Chajnantor. ...
Each telescope assembly is scaled to give a constant beam size of 8 arcmin and feeds an array of between 320 and 512 finline-coupled TES bolometers. ...
Site and Observing Strategy Clover is planned to be sited at the Llano de Chajnantor in northern Chile, at latitude −23.5 deg. ...
doi:10.1016/j.newar.2006.09.026
fatcat:5w65iyafabhvdcwuzx3ui4qlby
Gene Selection in Disease: Review
2022
Journal of Pharmaceutical Research International
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2022; you can also visit the original URL.
The file type is application/pdf.
The primary approach proposes an effective half-and-half strategy for reducing the number of exceptions. Anomaly detection is an interesting topic of research in data mining. ...
Three distinct techniques are as follows. A system based on affiliation rules and half-fluffy dynamic trees has been developed for disease detection using data mining technologies. ...
Top down Approach Arithmetical measureable acquired techniques work with primer verification for acquired motivations on direct that are intended to be starting point for the hierarchical strategy like ...
doi:10.9734/jpri/2022/v34i10b35520
fatcat:qtzwkkhpwvhg7h3j2z6erx6y6q
3D silicon pixel detectors for the High-Luminosity LHC
2016
Journal of Instrumentation
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit the original URL.
The file type is application/pdf.
Other Versions
These are based on 50x250 um2 large pixels connected to the FE-I4 readout chip. ...
higher occupancies expected at the HL-LHC, a first run of a new generation of 3D detectors designed for the HL-LHC was produced at CNM with small pixel sizes of 50x50 and 25x100 um2, matched to the FE-I4 chip ...
Since the RD53 readout chip is still under development, the small 3D sensor pixels are matched to the existing FE-I4 readout chip (see figure 3 top left and centre sketches): each 50×250 µm 2 FE-I4 chip ...
doi:10.1088/1748-0221/11/11/c11024
fatcat:yzagma7zk5b45pa5xevh5juebe
4-Bit Multiplier Design using CMOS Gates in Electric VLSI
2019
International journal of recent technology and engineering
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2020; you can also visit the original URL.
The file type is application/pdf.
Multiplier really is an significant component that significantly adds to the system's complete energy usage. ...
Door investigation is a notable issue and can be deteriorated from top coordinated down to the basic information way rationale. ...
Again how creators method compound System on chip (SoC) plans. ...
doi:10.35940/ijrte.b1742.078219
fatcat:lc3pnge55nh5zdh5sv6qrfolky
A Routing-Based Repair Method for Digital Microfluidic Biochips Based on an Improved Dijkstra and Improved Particle Swarm Optimization Algorithm
2020
Micromachines
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2020; you can also visit the original URL.
The file type is application/pdf.
In this paper, the routing problem is identified as a dynamic path-planning problem and mixed path design problem under certain constraints, and an improved Dijkstra and improved particle swarm optimization ...
The algorithm is applied to , , and fault-free chips. ...
These works categorized various region-based movements of droplets on a chip and derived a metric named the snooping index to improve the routing performance of the droplets in the first phase. ...
doi:10.3390/mi11121052
pmid:33260565
pmcid:PMC7761094
fatcat:4352h466qrdprlrdp5ygenuz2i
« Previous
Showing results 1 — 15 out of 25,451 results