A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2020; you can also visit the original URL.
The file type is
We propose a Tera-MACS/W neural hardware inference Accelerator (TMA) with 8-bit activations and scalable integer weights less than 1-byte. ... The proposed neural processing element has Multiplier-less Massive Parallel Processor to work without any multiplications, which makes it attractive for energy efficient high-performance neural network ... We propose a Tera-MACS/W neural hardware inference accelerator (TMA) with a multiplier-less massive parallel processor with 8-bit integer activations and integer weights less than 1-byte. ...arXiv:1909.04551v1 fatcat:hkm7dcmagzf7de3nqzs5ifq4e4