Filters








60,145 Hits in 6.6 sec

A Novel Optimized Jtag Interface Circuit Design

Chenguang Guo, Lei Chen, Yanlong Zhang
2012 Zenodo  
Being able to access JTAG using only one or two pins, this circuit does not change the original boundary scanning test frequency of target IC.  ...  This paper describes a novel optimized JTAG interface circuit between a JTAG controller and target IC.  ...  Meanwhile, most electric systems today are highly integrated with multiple ICs.  ... 
doi:10.5281/zenodo.1073020 fatcat:xwlc4ciwejakvoyb6il6nz7mo4

Optical performance of the Grating Light Valve technology

David T. Amm, Robert W. Corrigan, Ming H. Wu
1999 Projection Displays V  
The GLV technology represents a unique approach to light modulation and offers remarkable performance in terms of contrast, efficiency, switching speed, and cost.  ...  pixel boundaries.  ...  If a pixel is switched to a given level and held for an entire line, it simply holds that state for the duration of the line without interruption between pixel boundaries.  ... 
doi:10.1117/12.349346 fatcat:ovq22kblurhszdezstlgbkqc6e

Design for testability in hardware software systems

H.P.E. Vranken, M.F. Witteman, R.C. Van Wuijtswinkel
1996 IEEE Design & Test of Computers  
in the boundary scan testing techniques for hardware. Figure 6.  ...  ~J~ In a centralized strategy, a sin-;le test control module at the top level iccesses and controls all lower levels in he system.  ... 
doi:10.1109/54.536098 fatcat:de5vxj6khjdjppivpwzsncmg3a

Performance study of an adaptive dual antenna handset for indoor communications

G. Dolmans, L. Leyten
1999 IEE Proceedings - Microwaves Antennas and Propagation  
The analysis has resulted in an optimal design of an adaptive dual antenna handset, which combines received signals (fixed beam) while scanning the environment at the same time (scan beams).  ...  This enables the inclusion of key system parameters, such as the speed of the user, the scanning speed of the antenna beams and the number of phase shifts.  ...  In this paper, an unique combination of a (2,4) FDTD algorithm and Berenger's highly accurate absorbing boundary condition [lo] is employed to predict spatial and temporal electromagnetic fields in a building  ... 
doi:10.1049/ip-map:19990212 fatcat:dzouptqkfbc7dfcog3ximtzyn4

Resistive switching in silicon suboxide films

Adnan Mehonic, Sébastien Cueff, Maciej Wojdak, Stephen Hudziak, Olivier Jambois, Christophe Labbé, Blas Garrido, Richard Rizk, Anthony J. Kenyon
2012 Journal of Applied Physics  
We report a study of resistive switching in a silicon-based memristor/resistive RAM (RRAM) device in which the active layer is silicon-rich silica.  ...  We demonstrate that conduction is dominated by trap assisted tunnelling through non-continuous conduction paths consisting of silicon nanoinclusions in a highly non-stoichiometric suboxide phase.  ...  AM was supported by a UCL Overseas Research Scholarship. Funding was provided by EPSRC.  ... 
doi:10.1063/1.3701581 fatcat:btaiosrdhfhgpgdgxtw3b7onqu

A Two Layers Novel Low-Cost and Optimized Embedded Board Based on TMS320C6713 DSP and Spartan-3 FPGA

Bahram Rashidi, Ghader Karimian
2013 International Journal of Modern Education and Computer Science  
Goal of the design was to implement as many as possible low-cost and minimum sizes of the board, also to receive input signals in a short time period and as real time.  ...  This paper presents the design and implementation of a new low-cost and minimum embedded board based on TMS320C6713 (PYP 208-PIN (PQFP)) DSP and Spartan-3 (XCS400-4PQG208C) FPGA in two layers with mount  ...  When EMU0 and EMU1 are pulled low, then only the boundary scan TAP is in the path, and the only boundary scan is possible.  ... 
doi:10.5815/ijmecs.2013.04.08 fatcat:4n5mpq2n5ra3dig6g4xuwo6nqe

Carbon Nanotube-Based Nonvolatile Random Access Memory for Molecular Computing

T. Rueckes
2000 Science  
levels.  ...  This approach suggests a highly integrated, fast, and macroscopically addressable nonvolatile random access memory (RAM) structure that could overcome the fundamental limitations of semiconductor RAM in  ... 
doi:10.1126/science.289.5476.94 pmid:10884232 fatcat:bciamjnynzfullni7ibpmgogcu

Graphene-Based Electromechanical Thermal Switches [article]

Michelle E. Chen, Miguel Muñoz Rojo, Feifei Lian, Justin Koeln, Aditya Sood, Stephanie M. Bohaichuk, Christopher M. Neumann, Sarah G. Garrow, Andrew G. Alleyne, Kenneth E. Goodson, Eric Pop
2020 arXiv   pre-print
These graphene-based thermal switches present new opportunities for active control of fast (even nanosecond) thermal transients in densely integrated systems.  ...  System-level modeling demonstrates the thermal trade-offs between modulating temperature swing and average temperature as a function of switching ratio.  ...  Figure 4 . 4 System-level impact of thermal switch. (a) Thermal circuit of thermal switch with heat load.  ... 
arXiv:2011.10921v1 fatcat:os3konlbgzgqdjfrx6jth3evge

Development of generic testing strategies for mixed-signal integrated circuits

T.I. Pritchard, P.S.A. Evans, D. Taylor
1992 IEE Proceedings G Circuits Devices and Systems  
The paper proposes a test structure for mixed-signal ICs, and details the development of a test technique and fault model for the analogue circuit cells encountered in these devices.  ...  The aim of the work is to develop generic testing strategies for mixed-signal (mixed analogue and digital) integrated circuits.  ...  from the other collaborating establishments involved in this project, namely GEC-Plessey Semiconductors, Oldham, Wolfson Microelectronics, Edinburgh, and UMIST Manchester.  ... 
doi:10.1049/ip-g-2.1992.0038 fatcat:ac6strpeibacnf3r27y653c7jm

General Single Dish Data Format System

Jon H. Fairclough, Rachael Padman
1985 Zenodo  
The specification defines a physical format for the storage of single dish data and for its transport between the computer systems participating in its definition.  ...  This document contains the specification and explanation of the General Single Dish Data Format System.  ...  In general could include a number of integrations. Reasons for breaking up a scan into more than one integration include guarding against interference or loss of data due to a system failure.  ... 
doi:10.5281/zenodo.18061 fatcat:7f6uunaqujgtdlociahejm4eeq

Nonlinear optimal tracking control of a piezoelectric nanopositioning stage

William S. Oates, Ralph C. Smith, Douglas K. Lindner
2006 Smart Structures and Materials 2006: Modeling, Signal Processing, and Control  
Piezoelectric materials, which are typically employed in nanopositioining stages, provide excellent position control when driven at relatively low frequency and low field levels.  ...  In this paper, a nonlinear, thermal-relaxation, piezoelectric constitutive law is incorporated into an open loop optimal tracking control design to accurately track a desired reference signal when nonlinearities  ...  This system of equations results in a two-point boundary value problem which presents challenges in obtaining a solution for large systems.  ... 
doi:10.1117/12.658147 fatcat:p2thx2l46vh3bk2y3a2sv4jdzi

Hybrid integration of light-emitters and detectors with SOI-based micro-opto-electro-mechanical systems (MOEMS)

Joel A. Kubby, Jim Calamita, Jen-Tsorng Chang, Jingkuang Chen, Peter Gulvin, C.-C. Lin, Robert Lofthus, Bill Nowak, Yi Su, Alex Tran, David Burns, Janusz Bryzek (+22 others)
2001 Silicon-based and Hybrid Optoelectronics III  
developed infrastructure for fabrication of prototype micro-optical systems in the areas of industrial automation, optical switching for telecommunications and laser printing.  ...  on the optical integrity of the materials used in their construction.  ...  Boundary Element Scalar Diffraction Modeling A scalar diffraction modeling capability has been added to MEMCAD. It is a boundary element implementation of the First Rayleigh-Sommerfeld integral.  ... 
doi:10.1117/12.426941 fatcat:ifdxu347abf5lnzk7qvtczdivm

On-Chip Debug Architecture for Multicore Processor

Hyeongbae Park, Jing-Zhe Xu, Kil Hyun Kim, Ju Sung Park
2012 ETRI Journal  
Because of the intrinsic lack of internal-system observability and controllability in highly integrated multicore processors, very restricted access is allowed for the debugging of erroneous chip behavior  ...  The debug control is performed by employing a JTAG-based scanning operation.  ...  Because of the dramatic increase in processor performance and the intrinsic lack of internal-system observability and controllability in highly integrated multicore processors, conventional debugging approaches  ... 
doi:10.4218/etrij.12.0111.0172 fatcat:ybtq52qukrgwzljblj2zb4ceb4

Direct-Write Fabrication of Zinc Oxide Varistors

Valeria Tohver, Sherry L. Morissette, Jennifer A. Lewis, Bruce A. Tuttle, James A. Voigt, Duane B. Dimos
2004 Journal of The American Ceramic Society  
Zinc oxide (ZnO)-based pastes with tailored rheological properties have been developed for direct-write fabrication of thick-film varistor elements in highly integrated, multifunctional electroceramic  ...  Such pastes exhibited pseudoplastic behavior with a low shear apparent viscosity of roughly 1 ؋ 10 4 Pa⅐s.  ...  Olson, A. Van Der Geest, K. Cross, and M. Yoas for experimental assistance, D. Sipola for supplying the ZnO powders used in this study, B. McKenzie, G. Zender, and J.  ... 
doi:10.1111/j.1151-2916.2002.tb00052.x fatcat:rhg7lxuvu5drzhyskuebk4y6cm

On-Chip Debug Architecture for Multicore Processor

Hyeongbae Park
2012 ETRI Journal  
Because of the intrinsic lack of internal-system observability and controllability in highly integrated multicore processors, very restricted access is allowed for the debugging of erroneous chip behavior  ...  The debug control is performed by employing a JTAG-based scanning operation.  ...  Because of the dramatic increase in processor performance and the intrinsic lack of internal-system observability and controllability in highly integrated multicore processors, conventional debugging approaches  ... 
doi:10.4218/etrij.11.0111.0172 fatcat:s6cih77c6nb7fnxtyztzvhmvde
« Previous Showing results 1 — 15 out of 60,145 results