Filters








9,514 Hits in 3.9 sec

Sequential Symbol Synchronizers Based on Pulse Comparation at Half Rate

António D. Reis, José F. Rocha, Atilio S. Gameiro, José P. Carvalho
2010 2010 Fifth International Conference on Digital Telecommunications  
This work presents a synchronizer based on pulse comparation, between variable and fixed pulses.  ...  We consider four synchronizers, divided in two variants, one variant operate at the rate and the other at half rate. Each synchronizer variant has two versions which are the manual and the automatic.  ...  INTRODUCTION This work studies the sequential symbol synchronizer, with a phase comparator based on a pulse comparation, between a variable pulse Pv and a fixed reference pulse Pf.  ... 
doi:10.1109/icdt.2010.38 fatcat:6vjpdfnrcvgshpm22dblorcnke

Prefilter Bandwidth Effects in Sequential Symbol Synchronizers based on Pulse Comparation at Quarter Rate

Antonio Reis, José Carvalho, D Remota, José Rocha, Atílio Gameiro
unpublished
This work studies the effects of the prefilter bandwidth before the sequential symbol synchronizers based on pulse comparation at quarter rate.  ...  We consider four synchronizers, one variant operates at the rate with versions manual (b-m) and automatic (b-a) and the other operates at quarter rate with versions manual (b-m/4) and automatic (b-a/4)  ...  Fig. 1 shows the prefilter followed of the synchronizer. Fig. 1 Prefilter with the synchronizer based on pulse comparation PF(s) is the prefilter.  ... 
fatcat:h6s7qe5qffbslkvpquhxxaqily

Prefilter Bandwidth Effects in Sequential Symbol Synchronizers based on Pulse Comparation by Positive Transitions at Half Rate

Antonio Reis, José Carvalho, D Remota, José Rocha, Atílio Gameiro
unpublished
This work studies the effects of the prefilter bandwidth in the sequential symbol synchronizers based on pulse comparation at bit rate and at half bit rate.  ...  The synchronizer has two variants one operating by both transitions at bit rate and other operating by positive transitions at half rate.  ...  INTRODUCTION This work studies the prefilter bandwidth effects on the jitter-SNR behavior of four sequential symbol synchronizers.  ... 
fatcat:bmis2dehq5bn3axi7uw63doyg4

Effects of the previous pulse shift and filter on the symbol synchronizer PLL

Antonio D. Reis, Jose F. Rocha, Atilio S. Gameiro, Jose P. Carvalho
2008 2008 15th IEEE International Conference on Electronics, Circuits and Systems  
1 We will study the effects of the shift of the previous pulse temporal position (between P1 and P2) on the symbol synchronizers jitter behavior.  ...  Each pulse temporal position (P1 and P2), with the same previous filter, forms a group with four different carrier PLL (Phase Lock Loop) namely the analog, hybrid, combinational and sequential.  ...  CONCLUSIONS We studied two symbol synchronizers groups, one based in the pulse P1 and the other based in the pulse P2.  ... 
doi:10.1109/icecs.2008.4675028 dblp:conf/icecsys/ReisRGC08a fatcat:irbt7z7tj5dv7mnsctrwyt6a2m

Asynchronous sequential symbol synchronizers based on pulse comparison by positive transitions at half bit rate

Antonio D. Reis, Jose F. Rocha, Atilio S. Gameiro, Jose P. Carvalho
2014 2014 9th International Symposium on Communication Systems, Networks & Digital Sign (CSNDSP)  
This work presents the asynchronous sequential symbol synchronizers based on pulse comparison by positive transitions at half bit rate.  ...  Their performance will be compared with the reference asynchronous symbol synchronizers based on pulse comparison by both transitions at bit rate.  ...  INTRODUCTION This work studies the asynchronous sequential symbol synchronizer based on pulse comparison operating by positive transitions at half bit rate (ap/2).  ... 
doi:10.1109/csndsp.2014.6923925 dblp:conf/csndsp/ReisRGC14 fatcat:h55hjfzrazeuzin3vf7abyxiru

Synchronous and Asynchronous Sequential Symbol Synchronizers

Ant Reis, Jos Rocha, Atilio S. Gameiro, Jos Carvalho
2008 2008 Fourth Advanced International Conference on Telecommunications  
The synchronous group is based in forward logic with flip flops and the asynchronous group is based in forward logic with delay line feedback.  ...  1 In this work, we present two synchronizer groups: the synchronous and the asynchronous.  ...  Fig.4 shows the synchronous type manual version The manual version is based on the comparation between the phase comparator Pvs and manual reference pulse Pfm.  ... 
doi:10.1109/aict.2008.79 dblp:conf/aict/ReisRGC08 fatcat:ll6few5x6fh2xlctqvut3wvoxa

Prefilter bandwidth effects in asynchronous sequential symbol synchronizers based on pulse comparison by hybrid transitions at half bit rate

Antonio D. Reis, Jose P. Carvalho, Jose F. Rocha, Atilio S. Gameiro
2015 2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS)  
This work studies the prefilter bandwidth effects in four asynchronous sequential symbol synchronizers.  ...  The synchronizer has two variants one asynchronous by both transitions at bit rate and other asynchronous by both transitions at half bit rate.  ...  After, we present the standard reference variant, asynchronous sequential symbol synchronizers based on pulse comparison by both transitions at bit rate, with versions manual (ab-m) and automatic (ab-a  ... 
doi:10.1109/icecs.2015.7440275 dblp:conf/icecsys/ReisCRG15 fatcat:7jwqfh7zprgffdimck4y6ylqiu

On The Implementation Of A Transmitted-Reference Uwb Receiver

Mario Casu, Giuseppe Durisi, Sergio Benedetto
2005 Zenodo  
In the next section we will, instead, propose an algorithm, suboptimal with respect to the one presented in [10] , which performs symbol synchronization based on heuristic considerations.  ...  Symbol-level Synchronization Many implementations are possible ranging from parallel to sequential.  ... 
doi:10.5281/zenodo.39000 fatcat:pldkzupfcjanhhbarxxayzk62a

Implementation aspects of a transmitted-reference UWB receiver

Mario R. Casu, Giuseppe Durisi
2005 Wireless Communications and Mobile Computing  
A non-coherent transmittedreference (TR) receiver is chosen because of its small complexity compared to other architectures.  ...  After a brief recapitulation of the UWB fundamentals and a short discussion on the major differences between coherent and non-coherent receivers, we discuss issues, challenges and possible design solutions  ...  In the next section we will, instead, propose an algorithm, suboptimal with respect to the one presented in Reference [31] , which performs symbol synchronization based on heuristic considerations.  ... 
doi:10.1002/wcm.309 fatcat:ace5x56lnbcgjnrobknlntybx4

Design and Implementation of Time Signal Closed-loop Monitoring of Time Synchronization System in Intelligent Substation

Li QI, Jian-gang YIN, Hong CHEN, Yang LEI, Hai-qing HUANG, Jian WANG, Wen-yong LAI
2018 DEStech Transactions on Environment Energy and Earth Science  
This paper analyzes on-line monitoring technology of intelligent substation time synchronization system and judgment method of synchronous abnormality, abnormal problems in the timing section of the time  ...  synchronization system, a method for closed-loop monitoring of time synchronization systems is proposed, by detecting the signal of the timing output interface.  ...  Based on the principle of network link delay symmetry, the time difference is obtained.  ... 
doi:10.12783/dteees/epeee2018/26483 fatcat:taeykdacmzdk5gih5sodcfkc2e

STDFF A PASS TRANSISTOR BASED FLIP FLOP DESIGN FOR EFFICIENT INTEGRATED CIRCUITS

G. LAKSHMI PRANEETHA, P. HAREESH
2014 International Journal of Electronics Signals and Systems  
In this paper a new technique is proposed based on the comparison between Conventional Transistorized Flip-flop and Data transition Look ahead D flip flop here we are checking the working of DLDFF and  ...  In that our proposed system is showing better output than the other flip-flops compared here.  ...  Counters can be classified as synchronous and asynchronous counters based on the application of clock to the flip-flops.  ... 
doi:10.47893/ijess.2014.1181 fatcat:eo37enupprckfg4chhzls3c2wi

Application of Asynchronous Channels Method to the W-CDMA Systems

Etsushi Nameda, Hideaki Terai, Minghui Kao, Ken Umeno
2009 Open Cybernetics and Systemics Journal  
On the other hand, in practical bandlimited root raised cosine (RRC) pulse situation, ACL applied system performances are inferior to the conventional synchronous channel systems.  ...  depending on the choice and the design of pulse shaping filters.  ...  Pursley's analysis shows that asynchronous access CDMA systems can reduce multiple access interference (MAI) to 2/3 compared with synchronous ones.  ... 
doi:10.2174/1874110x00903020079 fatcat:nide5dx55nhk7mu3pt46zoypc4

Application of Asynchronous Channels Method to the W-CDMA Systems

Etsushi Nameda, Hideaki Terai, Minghui Kao, Ken Umeno
2009 Open Cybernetics and Systemics Journal  
On the other hand, in practical bandlimited root raised cosine (RRC) pulse situation, ACL applied system performances are inferior to the conventional synchronous channel systems.  ...  depending on the choice and the design of pulse shaping filters.  ...  Pursley's analysis shows that asynchronous access CDMA systems can reduce multiple access interference (MAI) to 2/3 compared with synchronous ones.  ... 
doi:10.2174/1874110x00903010079 fatcat:4gcset5j2vhxnbv4my5gbi6yee

Real-time and High-speed Underwater Photon-Counting Communication Based on SPAD and PPM Symbol Synchronization

Jun Huang, Changkun Li, Jiansheng Dai, Rong Shu, Jianyu Wang, Liang Zhang
2021 IEEE Photonics Journal  
A reliable symbol synchronization method based on pulse-position modulation (PPM) was developed.  ...  This method achieved slot synchronization by using a narrow-pulse-width laser and a simple matched filter and realizes frame synchronization through an improved synchronization sequence.  ...  PPM-BASED SYMBOL SYNCHRONIZATION A.  ... 
doi:10.1109/jphot.2021.3113659 fatcat:p5btbulf5zfthe7cxsqn336z2y

Anti-hangup binary quantized DPLL technique for timing recovery in QAM symbol-rate sampled receivers

I. Panayiotopoulos, D.G. Doumenis, P. Constantinou
2001 IEEE Transactions on Communications  
This paper presents the statistical performance analysis of a decision directed timing recovery scheme based on a digital phase-locked loop (DPLL) that uses binary quantization and employs an adaptive  ...  Compared to the classical nonadaptive binary quantized DPLL synchronizer, the loop with the proposed adaptation mechanism gains up to an order of magnitude in response time over the hang-up effect, at  ...  Luise, serving as Editor for Synchronization, for providing concise comments of extensive intellectual property that have constructively helped to improve the presentation.  ... 
doi:10.1109/26.905900 fatcat:vhq2bzwoh5ep3fhetwsei4nlje
« Previous Showing results 1 — 15 out of 9,514 results