A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit the original URL.
The file type is application/pdf.
Filters
Real Time Embedded Moving Objects Detector - Study and Implementation Within Virtex FPGA Technology
2004
Computer Science Journal of Moldova
Preserved Fulltext
This article details the design and the implementation of an efficient real time moving objects detector in the field of view of a fixed camera. ...
real time embedded systems. ...
î ae ( 0 Q R ( B Motion detector Image I Image I Image I G n+1 n n−1 n−1 G n G n+1 (Moving edges) n R G î ¤ § e & T S B 3 5 ¡ ' © e ¡ ¤ ! Â 6 © " $ © e ¡ ¤ ! Â õ ) ' ì " 6 ¡ ¤ ! ...
doaj:e2f562f3e6104ec1bcafa7256c197a03
fatcat:6iflrhu7krf6lauwyqq5erd63u
Advancing NASA's On-Board Processing Capabilities with Reconfigurable FPGA Technologies
[chapter]
2010
Aerospace Technologies Advancements
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit the original URL.
The file type is application/pdf.
The image file input and classification file output are managed within the FPGA's embedded PowerPC processor. Figure 1 shows an example architecture for this FPGA-based implementation. ...
Recently developed hybrid FPGAs, such as the Xilinx Virtex-4FX60 and Virtex-5, offer the versatility of running diverse software applications on embedded processors while at the same time taking advantage ...
doi:10.5772/6938
fatcat:7cs4ybzvd5budepubdjjar725u
FPGA-based system-on-chip designs for real-time applications in particle physics
2005
14th IEEE-NPSS Real Time Conference, 2005.
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2010; you can also visit the original URL.
The file type is application/pdf.
Index Terms-Embedded processor, platform FPGA, real-time system, system-on-chip design, trigger and data acquisition system. ...
In this paper, we describe our experience in designing real-time hardware/software systems for data acquisition and analysis applications in particle physics, which are based on a system-on-chip (SoC) ...
Index Terms-Embedded processor, platform FPGA, real-time system, system-on-chip design, trigger and data acquisition system.
I. ...
doi:10.1109/rtc.2005.1547440
fatcat:iao4vcxjsnfdfepdn74yqgaomu
FPGA-based system-on-chip designs for real-time applications in particle physics
2006
IEEE Transactions on Nuclear Science
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2010; you can also visit the original URL.
The file type is application/pdf.
Index Terms-Embedded processor, platform FPGA, real-time system, system-on-chip design, trigger and data acquisition system. ...
In this paper, we describe our experience in designing real-time hardware/software systems for data acquisition and analysis applications in particle physics, which are based on a system-on-chip (SoC) ...
Index Terms-Embedded processor, platform FPGA, real-time system, system-on-chip design, trigger and data acquisition system.
I. ...
doi:10.1109/tns.2006.875076
fatcat:nvjnrw22xjhappd2kvzikfrqyi
A Survey on FPGA-Based Sensor Systems: Towards Intelligent and Reconfigurable Low-Power Sensors for Computer Vision, Control and Signal Processing
2014
Sensors
Preserved Fulltext
The Internet Archive has a preservation copy of this work in our general collections.
The file type is application/pdf.
In this paper, a review of these developments is presented, describing as well the FPGA technologies employed by the different research groups and providing an overview of future research within this field ...
The current trend in the evolution of sensor systems seeks ways to provide more accuracy and resolution, while at the same time decreasing the size and power consumption. ...
Acknowledgments The research leading to these results has received funding from the Spanish Government and European FEDER funds (DPI2012-32390), the Valencia Regional Government (PROMETEO/2013/085) and ...
doi:10.3390/s140406247
pmid:24691100
pmcid:PMC4029637
fatcat:4rue4bmegfchjdcdo56lok7trq
Image and video processing platform for field programmable gate arrays using a high-level synthesis
2012
IET Computers & Digital Techniques
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2016; you can also visit the original URL.
The file type is application/pdf.
This hardware/software co-design platform has been implemented on a Xilinx Virtex-5 FPGA using a high-level synthesis and can be used to realise and test complex algorithms for real-time image and video ...
In this study, an image and video processing platform (IVPP) based on field programmable gate array (FPGAs) is presented. ...
Table 10 shows the synthesis results of object tracking.
Conclusion In this work, we have developed an IVPP for real-time applications on a Virtex-5 FPGA. ...
doi:10.1049/iet-cdt.2011.0156
fatcat:ffxv2swcaneuthj4s7j6qz7iyq
Design and Implementation of MOEMS Based Ground to Satellite Free Space Optical Link Under Turbulence Condition
2015
Procedia Computer Science
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2019; you can also visit the original URL.
The file type is application/pdf.
FPGA based interface. ...
micro-optoelectro-mechanical system (MOEMS) based mirrors as a replacement for a large aperture reflective single-element mirror for ground to satellite optical links along with its associated electronic drive circuitry and ...
Acknowledgements We would like to sincerely thank Agnibesh Dutta, Himanshu Singh and Harika Aennam for their valuable suggestions. ...
doi:10.1016/j.procs.2015.01.036
fatcat:qp5bafin2fff7dqbld4juv7kpm
Development and Implementation of a New Dynamic Face Detection Operator
2012
International Journal of Computer Applications
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit the original URL.
The file type is application/pdf.
Our choice will be guided by the computational complexity and timing constraints for a real-time processing on a low cost Virtex FPGA platform. ...
General Terms Real time systems -Biometric identification -Algorithms development and implementation ...
The operator is validated by simulation on a standard PC platform and implemented on a Virtex FPGA chip for a real-time processing. ...
doi:10.5120/7887-1218
fatcat:szi57wjx7rdn7b6gvjwj77vwy4
Lattice adaptive filter implementation for FPGA
2003
Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays - FPGA '03
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2011; you can also visit the original URL.
The file type is application/pdf.
Experimental results are reported with the AccelFPGA compiler on a set of 8 MATLAB benchmarks that are mapped onto the Xilinx Virtex II and Altera Stratix FPGAs. ...
DSP design has traditionally been divided into algorithm development and hardware/software implementation. ...
This method is implemented on real FPGA chips and verified using hardware fault emulation. ...
doi:10.1145/611817.611877
dblp:conf/fpga/PohlMKTL03
fatcat:vg523unfzvcmvl2rsw4ja3ksma
FPGA-based design of an evolutionary controller for collision-free robot navigation
2003
Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays - FPGA '03
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
Experimental results are reported with the AccelFPGA compiler on a set of 8 MATLAB benchmarks that are mapped onto the Xilinx Virtex II and Altera Stratix FPGAs. ...
DSP design has traditionally been divided into algorithm development and hardware/software implementation. ...
With the growing move towards embedding FPGAs into SoC designs, and the opportunity to automatically generate FPGA architectures, this problem becomes even more critical. ...
doi:10.1145/611817.611852
dblp:conf/fpga/AzharD03
fatcat:juups7gn3ve2vhw2fbicwvt5kq
DreamCam: A modular FPGA-based smart camera architecture
2014
Journal of systems architecture
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit the original URL.
The file type is application/pdf.
The main novel feature of our work consists in proposing a new smart camera architecture and several modules (IP) to efficiently extract and sort the visual features in real time. ...
In this paper, extraction is performed by a Harris and Stephen filtering associated with customized modules. These modules extract, select and sort visual features in real-time. ...
Acknowledgement The work reported in this paper was supported by the Euripides European Program (Eureka), Seamoves Project, and the Altera Corporation under an equipment grant. ...
doi:10.1016/j.sysarc.2014.01.006
fatcat:hvoqo6qbz5e2rb4nqr3gvu5xcm
Real-time implementation of foreground object detection from a moving camera using the ViBe algorithm
2014
Computer Science and Information Systems
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
The article presents a real-time hardware implementation of a foreground object detection for a non-static camera setup. ...
It allows to process a 720 × 576 pixels and 50 frames per second video stream in real-time. ...
This work was supported by the AGH University of Science and Technology grants no. 15.11.120.330 (first author), 15.11.120.356 (second author) and 11.11.120.612 (third author). ...
doi:10.2298/csis131218055k
fatcat:ykregmhemvcjvliq25vv6h5bt4
A scalable architecture for multi-class visual object detection
2015
2015 25th International Conference on Field Programmable Logic and Applications (FPL)
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2015; you can also visit the original URL.
The file type is application/pdf.
The key challenge is for the embedded systems, on which the bulk of these applications will be deployed, to maintain real-time performance in the midst of the exponential increase in spatial and temporal ...
Evaluations on a single object class show throughput improvements of 2x and 5x over GPU and multi-threaded CPU implementations respectively. ...
With the advent of wearable computing, there has been considerable emphasis in the embedded domain for creating real-time vision systems. ...
doi:10.1109/fpl.2015.7293961
dblp:conf/fpl/AdvaniTISN15
fatcat:3n6rairfevd2zp7eeuh33xnc7q
Integral Images: Efficient Algorithms for Their Computation and Storage in Resource-Constrained Embedded Vision Systems
2015
Sensors
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2015; you can also visit the original URL.
The file type is application/pdf.
For resource-constrained real-time embedded vision systems, computation and storage of integral image presents several design challenges due to strict timing and hardware limitations. ...
Finally, the paper provides a case study that highlights the utility of the proposed architectures in embedded vision systems. OPEN ACCESS Sensors 2015, 15 16805 ...
Acknowledgments The authors would like to thank the anonymous reviewers for their positive comments, helpful suggestions and constructive feedback. ...
doi:10.3390/s150716804
pmid:26184211
pmcid:PMC4541907
fatcat:udifpb5ilff3noy6jqhitcassy
A Systematic Review of Hardware-Accelerated Compression of Remotely Sensed Hyperspectral Images
2021
Sensors
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2022; you can also visit the original URL.
The file type is application/pdf.
It requires significant processing power and large storage due to the immense size of hyperspectral data, especially in the aftermath of the recent advancements in sensor technology. ...
Hyperspectral imaging is an indispensable technology for many remote sensing applications, yet expensive in terms of computing resources. ...
The real-time performance of a CCSDS 123 hardware acceleration is validated on the Virtex-4 and Virtex-7 FPGAs [96] . ...
doi:10.3390/s22010263
pmid:35009804
pmcid:PMC8749878
fatcat:uvhmdpurevajvoxkf23mv5ie7a
« Previous
Showing results 1 — 15 out of 328 results