Filters








12 Hits in 2.3 sec

ProperCAD: A portable object-oriented parallel environment for VLSI CAD

B. Ramkumar, P. Banerjee
1994 IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems  
Proper CAD: A Portable Object-oriented Parallel Environment for VLSI CAD PERSONAL AUTHOR(S) Balkrishna Ramkumar and Prithviraj Banerjee parallel algorithms, parallel environment, circuit extraction  ...  We are using CHARM to build a prototype of a Portable object-oriented parallel environment for CAD applications (ProperCAD).  ...  All these applications are being developed on a parallel object-oriented platform, using a coarse grained data-flow style of execution.  ... 
doi:10.1109/43.293940 fatcat:ianrqk6pnrb5veh2lkuejjqmde

ProperCAD: a portable object-oriented parallel environment for VLSI CAD

B. Ramkumar, P. Banerjee
Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors  
Proper CAD: A Portable Object-oriented Parallel Environment for VLSI CAD PERSONAL AUTHOR(S) Balkrishna Ramkumar and Prithviraj Banerjee parallel algorithms, parallel environment, circuit extraction  ...  We are using CHARM to build a prototype of a Portable object-oriented parallel environment for CAD applications (ProperCAD).  ...  All these applications are being developed on a parallel object-oriented platform, using a coarse grained data-flow style of execution.  ... 
doi:10.1109/iccd.1992.276227 dblp:conf/iccd/RamkumarB92 fatcat:ay4incqiqzd2zfoq2ftgvkknuq

Distributed object oriented data structures and algorithms for VLSI CAD [chapter]

John A. Chandy, Steven Parkes, Prithviraj Banerjee
1996 Lecture Notes in Computer Science  
ProperCAD II is a C++ object oriented library supporting actor based parallel program design.  ...  This paper discusses the use of such distributed data structures in the context of a particular VLSI CAD application, standard cell placement.  ...  We are also grateful to the San Diego Supercomputing Center for providing us access to their Intel Paragon, and also to Intel Corporation for the donation of an Intel Paragon.  ... 
doi:10.1007/bfb0030105 fatcat:gmqvw2p5bbdrtexhh6y6w7mdr4

Actor based parallel VHDL simulation using time warp

Venkatram Krishnaswamy, Prithviraj Banerjee
1996 ACM SIGSIM Simulation Digest  
The actor model of computation allows the exploitation of fine grained parallelism in a truly asynchronous manner and allows for the overlap of computation with communication.  ...  In this paper, we describe the implementation of an objectoriented Time Warp simulator for VHDL on an actor based environment.  ...  The simulator has been implemented on top of the ProperCAD II libraries [3] for providing an actor based [4] model for concurrent object oriented programming.  ... 
doi:10.1145/238793.238836 fatcat:bhyxubuhfvckvndtjhva3xhy4m

A library-based approach to portable, parallel, object-oriented programming

Steven Parkes, John A. Chandy, Prithviraj Banerjee
1994 Supercomputing, Proceedings  
@ce whicbprovides an object-oriented inteface to system services across a wide range ofparalkl architectures.  ...  . . a detaikd examination of the parallelizztion process for an existing unstructured serial application, a state-of-the-art VLSI computer-aided design application.  ...  drawn from the area of VLSI CAD.  ... 
doi:10.1145/602770.602789 fatcat:ifs4oy5vwbe5rp4n3ma32nedna

A library-based approach to portable, parallel, object-oriented programming

Steven Parkes, John A. Chandy, Prithviraj Banerjee
1994 Supercomputing, Proceedings  
@ce whicbprovides an object-oriented inteface to system services across a wide range ofparalkl architectures.  ...  . . a detaikd examination of the parallelizztion process for an existing unstructured serial application, a state-of-the-art VLSI computer-aided design application.  ...  drawn from the area of VLSI CAD.  ... 
doi:10.1145/602787.602789 fatcat:3i647ah7mnhwbmzrsexx56fyzu

ProperPLACE: a portable parallel algorithm for standard cell placement

S. Kim, J.A. Chandy, S. Parkes, B. Ramkumar, P. Banerjee
Proceedings of 8th International Parallel Processing Symposium  
We have developed a new parallel placement algorithm that is portable across a range of MIMD parallel architectures.  ...  Parallel algorithms developed for CAD problems today su er from three important drawbacks.  ...  Carl Sechen for providing us with his uniprocessor code for placement (TimberWolfSC 6.0), and we would also like to acknowledge the support of Argonne National Laboratories for providing us access to their  ... 
doi:10.1109/ipps.1994.288194 dblp:conf/ipps/KimBRPC94 fatcat:thdnzfbl7ffr7ixem64crhjyri

Parallel algorithms for logic synthesis using the MIS approach

K. De, L.A. Chandy, S. Roy, S. Parkes, P. Banerjee
Proceedings of 9th International Parallel Processing Symposium  
In this paper; we describe ProperMIS, a portable parallel algorithm for logic synthesis based on the MIS multi-level logic synthesis system.  ...  Combinational logic synthesis is a very zmportant but compututionally expensive phase of VLSI system design. Parallel processing offers an attructive solution to reduce this design cycle time.  ...  Balkrishna Ramkumar for various discussions on the development of parallel algorithms, and to John G. Holm for his assistance in characterizing the parallel behavior of ProperMIS.  ... 
doi:10.1109/ipps.1995.395889 dblp:conf/ipps/DeCRPB95 fatcat:uxee3vegabehnmhld3nv7l2gae

Actor Based Parallel VHDL Simulation Using Time Warp

V. Krishnaswamy, P. Banerjee
Proceedings of Symposium on Parallel and Distributed Tools  
The actor model of computation allows the exploitation of fine grained parallelism in a truly asynchronous manner and allows for the overlap of computation with communication.  ...  In this paper, we describe the implementation of an objectoriented Time Warp simulator for VHDL on an actor based environment.  ...  The simulator has been implemented on top of the ProperCAD II libraries [3] for providing an actor based [4] model for concurrent object oriented programming.  ... 
doi:10.1109/pads.1996.761571 dblp:conf/pads/KrishnaswamyB96 fatcat:ssktficoqzav5lcevgguhgcwla

A library-based approach to portable, parallel, object-oriented programming: interface, implementation, and application

S. Parkes, J.A. Chandy, P. Banerjee
Proceedings of Supercomputing '94  
@ce whicbprovides an object-oriented inteface to system services across a wide range ofparalkl architectures.  ...  . . a detaikd examination of the parallelizztion process for an existing unstructured serial application, a state-of-the-art VLSI computer-aided design application.  ...  drawn from the area of VLSI CAD.  ... 
doi:10.1109/superc.1994.344267 dblp:conf/sc/ParkesCB94 fatcat:2drtd6dlynaslowx3xcrb74aee

Reducing false sharing and improving spatial locality in a unified compilation framework

M. Kandemir, A. Choudhary, J. Ramanujam, P. Banerjee
2003 IEEE Transactions on Parallel and Distributed Systems  
First, a technique to identify a severe form of multiple-writer false sharing is presented.  ...  Also, the presented approach obtains an additional 19 percent improvement over an optimization technique that is oriented specifically toward reducing false sharing.  ...  ACKNOWLEDGMENTS The authors would like to thank the anonymous referees for providing helpful comments.  ... 
doi:10.1109/tpds.2003.1195407 fatcat:os4br76rkbfmphyja2uimnbuoa

Parallel genetic algorithms for simulation-based sequential circuit test generation

D. Krishnaswamy, M.S. Hsiao, V. Saxena, E.M. Rudnick, J.H. Patel, P. Banerjee
Proceedings Tenth International Conference on VLSI Design  
In this paper, we present three parallel genetic algorithms for simulation-based sequential circuit test generation.  ...  Signi cant speedups were obtained, and fault coverages were similar to and occasionally better than those obtained using a sequential genetic algorithm, due to the parallel search strategies adopted.  ...  These parallel algorithms have been implemented using the ProperCAD II library 8 , which provides a portable, parallel object-oriented platform for the development of parallel algorithms for VLSI CAD applications  ... 
doi:10.1109/icvd.1997.568180 dblp:conf/vlsid/KrishnaswamyHSRPB97 fatcat:6wfxgnxng5ccpckm6ewpr2gcri