A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2022; you can also visit the original URL.
The file type is application/pdf.
Filters
Comprehensive Review of Optimal Utilization of Clock and Power Resources in Multi Bit Flip Flop Techniques
2021
Indian Journal of Science and Technology
Preserved Fulltext
With this concern minimization of switching rate in a clock network in very
essential to reduce the power consumption of a System on Chip (SOC), because it
https:/ ...
Flip flop power consumption with respect to operating Voltage
5 Conclusions
A large-scale survey has been done on reconfigurable register bank and minimization of clock cycle required in-network and
clock ...
doi:10.17485/ijst/v14i44.1790
fatcat:t5ccsoxgp5dmngkqzlria2bgtm
VLSI CIRCUIT OPTIMIZATION FOR THE 8051 MCU
2018
International Journal of Technology
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit the original URL.
The file type is application/pdf.
The original 8051 microcontroller operates at a clock frequency 12 MHz, and it was designed based on 3.5-µm process technology. Hence, the device is slow and the chip size is large. ...
With the aid of Electronic Design Automation tools, we perform circuit optimization on the 8051 microcontroller. ...
(PNS), clock tree synthesis (CTS), placement and routing, chip finishing, and physical verification. ...
doi:10.14716/ijtech.v9i1.798
fatcat:yismwbnqjra3hbef3gjx3ktuqi
The Physical Design Implementation of a 32-Bit 5-Stage Pipelined MIPS Processor using SCL 180nm Technology
2019
International Journal of Engineering and Advanced Technology
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2020; you can also visit the original URL.
The file type is application/pdf.
The simulation of Verilog design for this project is done in Cadence NCLaunch followed by synthesis using Cadence Genus. ...
Physical verification is performed in Cadence Virtuoso using Calibre tool. ...
This process is used for interconnecting the components on the chip based on the netlist [9] . ...
doi:10.35940/ijeat.b3856.129219
fatcat:pdipf2veijbihillmc4s3kdbwe
A pseudo-hierarchical methodology for high performance microprocessor design
1997
Proceedings of the 1997 international symposium on Physical design - ISPD '97
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
Critical aspects of the methodology include an integrated database for design control, algorithmic power grid generation, fully customized clock network insertion, timing driven placement and routing, ...
The final chip tape-out was 17 calendar days from the final netlist. ...
The system clock distribution network contains three stages, a large global clock buffer (GCB), approximately 20 regional clock buffers (RCBs) and several hundred local clock buffers (LCBs). ...
doi:10.1145/267665.267702
dblp:conf/ispd/BertoletCCCDFKPPRWBDGLMSW97
fatcat:tyvdnud24fbxvohuufqn2o5tgm
A fully-synthesizable single-cycle interconnection network for Shared-L1 processor clusters
2011
2011 Design, Automation & Test in Europe
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
Our interconnect IP is described in synthesizable RTL and it is coupled with a design automation strategy mixing advanced synthesis and physical optimization to achieve optimal delay, power, area (DPA) ...
We explore DPA for a large set of network configurations in 65nm technology. ...
synthesis and physical optimization. ...
doi:10.1109/date.2011.5763085
dblp:conf/date/RahimiLKB11
fatcat:6khccmo46vhovcemeijsvszu34
Survey of Machine Learning for Electronic Design Automation
2022
Proceedings of the Great Lakes Symposium on VLSI 2022
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2022; you can also visit the original URL.
The file type is application/pdf.
They are utilized in Synthesis, Physical Design (Floorplanning, Placement, Clock Tree Synthesis, Routing), IR drop analysis, Static Timing Analysis (STA), Design for Test (DFT), Power Delivery Network ...
The ML-based EDA/CAD tools are classified based on the IC design steps. ...
ACKNOWLEDGMENT This work was supported in part by the National Science Foundation through Computing Research Association for CIFellows #2030859. ...
doi:10.1145/3526241.3530834
fatcat:zixyjpof45b25kvlootimwrusu
Guest Editorial
2011
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit the original URL.
The file type is application/pdf.
He is currently a Principal Engineer with Synopsys, Inc., where he is working on next-generation physical synthesis engines and flows. ...
He has served on the Organizing Committee for the ACM International Symposium on Physical Design (ISPD) since 2006, including as the General Chair for 2010. ...
The first paper introduces a bus matrix synthesis flow for high-bandwidth, low-power system-on-chip designs to optimize on-chip communications while reducing power by bus gating, and reducing wires by ...
doi:10.1109/tcad.2010.2098150
fatcat:j5s2fwjc6zbyzd2yzxapkxdlte
Design methodology for IBM ASIC products
1996
IBM Journal of Research and Development
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2003; you can also visit the original URL.
The file type is application/pdf.
The IBM ASIC design methodology builds upon years of experience within IBM in developing design flows that optimize performance, testability, chip density, and time to market for internal products. ...
It has also been achieved by using industry-standard design tools and system design approaches, allowing IBM ASIC products to be marketed externally as well as to IBM internal product developers. ...
Swift, for contributions to the front-end design methodology; Michael T. Trick, for contributions to the physical design methodology; Richard F. ...
doi:10.1147/rd.404.0387
fatcat:jpgwljfz4bgstihaxctwd43xqu
Designing Regular Network-on-Chip Topologies under Technology, Architecture and Software Constraints
2009
2009 International Conference on Complex, Intelligent and Software Intensive Systems
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
for these systems, borrowed from the domain of off-chip interconnection networks. ...
However, the on-chip integration has to deal with unique challenges at different levels of abstraction. ...
Due to synthesis time constraints, real physical parameter values were obtained only for 16 tile systems, while those for 64 tile systems were extrapolated based on the synthesis experience on the smaller ...
doi:10.1109/cisis.2009.30
dblp:conf/cisis/VillamonLMBBG09
fatcat:ebynnnt4pzg7voy7o32dmfbbee
Blue Gene/L compute chip: Synthesis, timing, and physical design
2005
IBM Journal of Research and Development
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
We describe the design flow from floorplanning through synthesis and timing closure to physical design, with emphasis on the novel features of this ASIC. ...
As one of the most highly integrated system-on-a-chip application-specific integrated circuits (ASICs) to date, the Blue Genet/L compute chip presented unique challenges that required extensions of the ...
test interface of the Blue Gene/L compute chips and design-for-testability transformation for the entire chip, clock-tree verification, and simulation setup for instruction program load for the chip verification ...
doi:10.1147/rd.492.0277
fatcat:hzykwhd4drb6dequnaj4celabm
Power-Aware Architectural Synthesis
[chapter]
2006
The VLSI Handbook, Second Edition
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
System synthesis has its roots in hardware-software co-synthesis, with much current activity in system-onchip (SoC) synthesis and network-on-chip synthesis. ...
Physical design, i.e., deciding on the physical locations and shapes of transistors, func- tional units, and processors, as well as communication, clock distribution, and power distribution networks, was ...
doi:10.1201/9781420005967.ch17
fatcat:mc5bv5ddbbchpb5uiwwwiza57q
Timing Challenges for Very Deep Sub-Micron (VDSM) IC
2002
VLSI design (Print)
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2019; you can also visit the original URL.
The file type is application/pdf.
Full-chip, sign-off verification with silicon-accuracy will allow these problems to be discovered and fixed before tape-out. ...
Delay estimates for individual nets (global nets, long wires, large fan-outs, buses), which matter most for the critical paths can be inaccurate and cause a design failure. ...
His work is primarily in the areas of digital and mixed-signal design synthesis and testing, timing analysis and optimization for VDSM IC, and IC chip design for signal processing, communication and networking ...
doi:10.1080/1065514021000012183
fatcat:wukbgvs5njcqxcsjyj7fq4tfum
Big Chips
2011
IEEE Micro
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
Design methodologies for big chips In ''Physical Synthesis with Clock-Network Optimization for Large Systems on Chips,'' David Papa et al. describe the deficiencies of traditional physical-synthesis methodologies ...
and present a new methodology to improve timing closure through clock-network synthesis and careful placement of flip-flops and latches. ...
doi:10.1109/mm.2011.72
fatcat:rcdkjbw32ffzrfruveexnwzzui
Clock distribution networks in synchronous digital integrated circuits
2001
Proceedings of the IEEE
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
of the timing characteristics of clock distribution networks; and 4) the scheduling of the optimal timing characteristics of clock distribution networks based on architectural and functional performance ...
layout and synthesis of clock distribution networks with application to automated placement and routing of gate arrays, standard cells, and larger block-oriented circuits; 3) the analysis and modeling ...
For a globally synchronous system, however, local optimization within a functional element does not necessarily lead to global optimization of the overall on-chip clock distribution system. ...
doi:10.1109/5.929649
fatcat:eppzijpvzncvnpjzkgenkug6ni
Energy-Efficient System-Level Design
[chapter]
2002
Power Aware Design Methodologies
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2003; you can also visit the original URL.
The file type is application/pdf.
and communication channel as well as system and application software onto a single chip. ...
The complexity of current and future integrated systems requires a paradigm shift towards component-based design techno logies that enable the integration of large computational cores, memory hierarchies ...
Next the storage array and interconnect network design on chip is address. The chapter concludes with a survey of software design techniques, for both system and application software. ...
doi:10.1007/0-306-48139-1_16
fatcat:rikxlmoqmjfd3o3whfmbnvymwm
« Previous
Showing results 1 — 15 out of 8,007 results