A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2022; you can also visit the original URL.
The file type is application/pdf.
Filters
Monolithic 3D Semiconductor Footprint Scaling Exploration Based on VFET Standard Cell Layout Methodology, Design Flow, and EDA Platform
2022
IEEE Access
Preserved Fulltext
While a full-blown paradigm shift on layout methodology, design flow, and electronic design automation (EDA) platform is not available now, we describe in this article three specific baby steps that can ...
Pitch shrinkage and standard cell height reduction via design technology co-optimization with design rules have sustained this scaling until recently. ...
. 4) The conventional layout methodology, design flow, and EDA platform, which uses small-functional standard cells for flexibility, and two-staged two-dimensional block-level layout (i.e., cell placement ...
doi:10.1109/access.2022.3184008
fatcat:n2frqqvmlbesxhhwf6qgfdw4vq