22,587 Hits in 9.6 sec

Low-pass filter for computing the transition density in digital circuits

F.N. Najm
1994 IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems  
However, the algorithm for computing the density in 1] is very basic and does not take into account the e ect of inertial delays of logic gates.  ...  Thus, as we will show in this paper, the transition density may be severely overestimated in high frequency applications.  ...  Acknowledgement Part of this work was performed while the author was with Texas Instruments Inc., in Dallas, Texas. The support of Dr. Ping Yang and Dr.  ... 
doi:10.1109/43.310901 fatcat:np6hl3bbafhshkhqbi6iz5t4oy

Synthetic mixed-signal computation in living cells

Jacob R. Rubens, Gianluca Selvaggio, Timothy K. Lu
2016 Nature Communications  
In addition, we interface these analogue-to-digital circuits with other digital gene circuits to enable concentration-dependent logic.  ...  We present a framework for building comparator gene circuits to digitize analogue inputs based on different thresholds.  ...  We thank the staff at the Koch Institute Flow Cytometry Core for their assistance in flow cytometry and Quintara Biosciences for DNA sequencing service.  ... 
doi:10.1038/ncomms11658 pmid:27255669 pmcid:PMC4895730 fatcat:rjwlexvn35aq7ahtbubfaxr5mi

An 8×3.2Gb/s Parallel Receiver with Collaborative Timing Recovery

Ankur Agrawal, Pavan Kumar Hanumolu, Gu-Yeon Wei
2008 Digest of technical papers / IEEE International Solid-State Circuits Conference  
The digital filter uses ΔΣ modulation to reduce quantization noise in this loop with phase filtering provided by the low-pass transfer function through the DLL (I CP to Φ out ).  ...  Timing-error information from multiple data channels are combined in the phase-error summer and passed to a 2 nd -order digital filter.  ...  Acknowledgements: The authors thank Andrew Liu for helpful discussions and UMC for chip fabrication.  ... 
doi:10.1109/isscc.2008.4523260 dblp:conf/isscc/AgrawalHW08 fatcat:ryyqdvmc4behffu337wxhn6vhe

An Evolutionary Approach to Automatic Generation of VHDL Code for Low-Power Digital Filters [chapter]

Massimiliano Erba, Roberto Rossi, Valentino Liberali, Andrea G. B. Tettamanzi
2001 Lecture Notes in Computer Science  
and the transition activity of digital blocks.  ...  An evolutionary algorithm is used to design a finite impulse response digital filter with reduced power consumption.  ...  The authors wish to thank the anonymous reviewers for their valuable comments.  ... 
doi:10.1007/3-540-45355-5_4 fatcat:y4hldz3c7vecxjrp7oszliow54

A Novel High-Precision Digital Tunneling Magnetic Resistance-Type Sensor for the Nanosatellites' Space Application

Xiangyu Li, Jianping Hu, Weiping Chen, Liang Yin, Xiaowei Liu
2018 Micromachines  
The design of the three-axis digital magnetic sensor includes a low-noise sensitive element and high-performance interface circuit.  ...  The digital output is achieved by a switched-capacitor Σ∆ ADC. The interface circuit is implemented by a 0.35 µm CMOS technology.  ...  (FIR) low-pass filter) is selected.  ... 
doi:10.3390/mi9030121 pmid:30424055 pmcid:PMC6187232 fatcat:mgedwdfdqrf4toa4wo34fqe5pq

Investigating properties of white noise in the undergraduate laboratory

Umer Hassan, Sohaib Shamim, M Sabieh Anwar
2009 European journal of physics  
This paper describes a simple noise circuit for the undergraduate physics laboratory. Students use this circuit to study the properties of electrical noise on a personal computer.  ...  This is made possible by using a data acquisition system that allows the experimenters to obtain large amounts of data on the computer, suitable for subsequent mathematical computations.  ...  Acknowledgment We thank Wasif Zia (LUMS School of Science and Engineering) for help with the data acquisition.  ... 
doi:10.1088/0143-0807/30/5/021 fatcat:tg5lue4qtfelfda4aehjmp4jma

Power estimation technique for DSP architectures

Yaseer A. Durrani, Teresa Riesgo
2009 Digital signal processing (Print)  
In this paper, we present a power macro-modeling technique for digital signal processing (DSP) architectures in terms of the statistical knowledge of their primary inputs.  ...  ARTICLE INFO ABSTRACT Keywords: Macromodel DSP architecture Digital filter Power estimation Intellectual property Monte Cario simulation The main goal of power estimation is to optimize the power consumption  ...  Introduction During the years of inception in the digital age, the use of integrated circuits (IC) was confined to traditional digital electronic systems such as wearable computers, wireless communication  ... 
doi:10.1016/j.dsp.2008.09.005 fatcat:gzwy43cfkjajji7h77hcbpbjh4

A low-noise low-power EEG acquisition node for scalable brain-machine interfaces

Thomas J. Sullivan, Stephen R. Deiss, Gert Cauwenberghs, Tzyy-Ping Jung, Paolo Arena, Ángel Rodríguez-Vázquez, Gustavo Liñán-Cembrano
2007 Bioengineered and Bioinspired Systems III  
Coupling between the bit-serial output and the highly sensitive analog input due to dense integration of analog and digital functions on the circuit board results in a deterministic noise component in  ...  We present such a node integrated onto a dimesized circuit board that contains a sensor's complete signal processing front-end, including amplifier, filters, and analog-to-digital conversion.  ...  ACKNOWLEDGEMENTS The authors would like to thank Ruey-Song Huang, Scott Makeig, Don Kimball and Ramesh Rao for help in facilitating the testing of this circuit.  ... 
doi:10.1117/12.724019 fatcat:i742ljvxh5gqrgsipox4qofvoq

Power Analysis and Optimization Techniques of an 8-bit FIR Filter from RTL through GDSII

C. AshokKumar, B. K. Madhavi, K. Lal Kishore
2013 International Journal of Computer Applications  
Power dissipation in CMOS circuits has put forth many technical challenges for VLSI design engineers.  ...  Reducing power dissipation in FIR filter will reduce power dissipation in complex circuits. In this paper, we present design and analysis of FIR filter optimizing area, power and speed performances.  ...  Specifications of the filter, namely, pass band, stop band, transition band, pass band ripple and stop band ripple are denoted in the screen shot.  ... 
doi:10.5120/11357-6573 fatcat:mgd4puzspbcz3gbpafkj77pxxi

A Technique to Reduce Glitch Power during Physical Design Stage for Low Power and Less IR Drop

Vasantha KumarB.V.P, N. S. Murthy Sharma, K. Lal Kishore
2012 International Journal of Computer Applications  
A glitch is an undesired transition that occurs before intended value in digital circuits.  ...  The pass transistor logic is used as a compensation circuit and a flow is also proposed for characterizing the pass transistor logic to cater different delay values.  ...  Delay of a gate: The primary contributing element in the design aspect for digital logic circuits is Gate.  ... 
doi:10.5120/5086-7450 fatcat:kc2n7autivapxnntagviflj3f4

Column Bypassing Multiplier Implementation on FPGA

Arun A V
2022 International Journal for Research in Applied Science and Engineering Technology  
Abstract: It is very important for modern DSP systems to develop low-power multipliers to reduce the power dissipation.  ...  To reduce the switching activity is to shut down the idle part of the circuit, which is not in operating condition.  ...  (FFT), digital filters etc.  ... 
doi:10.22214/ijraset.2022.44628 fatcat:n76zabri3rgmphxcqohztlgqtm

Review: Audio Noise Reduction Using Filters and Discrete Wavelet Transformation

Shalu Rani
2015 Journal of advance research in Electrical & Electronics Engineering  
Audio noise reduction using filters and Discrete Wavelet Transformation" our applications include noise propagation problem in industrial air handling systems, noise in aircrafts and tonal noise from electric  ...  As, we want to increase the intelligibility or improve the overall speech perception quality. Such as SNR, PSNR, MSE and the Time to reduce the noise for noisy signals for removing noise.  ...  Basic Linear Design The functional complement to the low-pass filter is the high-pass filter. Here, the low frequencies are in the stop-band, and the high frequencies are in the pass band.  ... 
doi:10.53555/nneee.v2i6.192 fatcat:n5loqaqmyjcg3l63cq36fl7zjq

Computation of noise spectral density in switched capacitor circuits using the mixed-frequency-time technique

V. Vasudevan, M. Ramakrishna
2003 Proceedings of the 40th conference on Design automation - DAC '03  
A time-domain algorithm for computation of the noise power spectral density (PSD) is proposed in [17] .  ...  We use both the mixed frequency-time technique(MFT) and the shooting Newton method for this computation.  ...  For the low pass filter, computed and experimental results are available in [11] .  ... 
doi:10.1145/775964.775968 fatcat:6re4bh3cjrggnfkkkx4hw5kro4

Computation of noise spectral density in switched capacitor circuits using the mixed-frequency-time technique

V. Vasudevan, M. Ramakrishna
2003 Proceedings of the 40th conference on Design automation - DAC '03  
A time-domain algorithm for computation of the noise power spectral density (PSD) is proposed in [17] .  ...  We use both the mixed frequency-time technique(MFT) and the shooting Newton method for this computation.  ...  For the low pass filter, computed and experimental results are available in [11] .  ... 
doi:10.1145/775832.775968 dblp:conf/dac/VasudevanR03 fatcat:sh7cw6pckve4xmkkwkq6jcu35y

Statistical design of nonrecursive digital filters

D. Farden, L. Scharf
1974 IEEE Transactions on Acoustics Speech and Signal Processing  
Results Several N1MS.E designs are presented for low-pass and bandpass F I R digital filters. One comb filter is designed to illustrate the versatility of the method.  ...  For conventional low-pass and bandpass designs, R,(T) will be the inverse pourier transform of the power spectral density, X,( f) of a broadband int,crference.  ...  tcndcncic:s. 1) In hardware roalization---ams opposed to computer simulation-of digital filters, therc may ba a ncnd for  ... 
doi:10.1109/tassp.1974.1162569 fatcat:z3vzvoi365hw5benli4sihwena
« Previous Showing results 1 — 15 out of 22,587 results