Filters








1,193 Hits in 2.2 sec

Loops in esterel

Olivier Tardieu, Robert de Simone
2005 ACM Transactions on Embedded Computing Systems  
Second, because of schizophrenia, loops must be partly unfolded, making C code generation as well as logic synthesis non-linear in general.  ...  In practice, due to the many intricacies of an optimizing compiler, an actual proof would be in order.  ...  Automata in Esterel ⋆ • loop [p || loop q end] end dup =⇒ loop [dup(p) || loop dup(q);dup(q) end]; [dup(p) || loop dup(q);dup(q) end]; end unfold ′ =⇒ loop [surf (p) || surf (q)]; [unfold ′ (p) ||  ... 
doi:10.1145/1113830.1113832 fatcat:ege3szwbhrdydd4rfdj5qywd2a

Refining schizophrenia via graph reachability in Esterel

Jeong-Han Yun, Chul-Joo Kim, Sunae Seo, Taisook Han, Kwang-Moo Choe
2009 2009 7th IEEE/ACM International Conference on Formal Methods and Models for Co-Design  
In practice, however, most instantly-reentered block statements do not cause any problems in Esterel compilation.  ...  In this paper, we refine schizophrenic problems in terms of signal emissions, and suggest an algorithm to detect harmful schizophrenia using reachability on control flow graphs (CFGs) in Esterel.  ...  In Esterel, a loop statement terminates and restarts in the same instant. Hence a statement that is executed at a loop terminating instant can be re-executed when the loop restarts.  ... 
doi:10.1109/memcod.2009.5185374 dblp:conf/memocode/YunKSHC09 fatcat:osgvzopxdrhshot6kt445gffci

Goto and Concurrency Introducing Safe Jumps in Esterel

Olivier Tardieu
2006 Electronical Notes in Theoretical Computer Science  
Esterel is a design language for the specification of real time embedded systems.  ...  In order to provide the formal semantics of the extended language, we first define a state semantics of Esterel, which we prove observationally equivalent to the original logical behavioral semantics.  ...  As with Esterel, such refinements are possible in Esterel sp but not mandatory (cf. Section 4.4).  ... 
doi:10.1016/j.entcs.2006.02.025 fatcat:73vclf4dd5c6rdiff3fk4sogmi

Context-sensitive timing analysis of Esterel programs

Lei Ju, Bach Khoa Huynh, Samarjit Chakraborty, Abhik Roychoudhury
2009 Proceedings of the 46th Annual Design Automation Conference on ZZZ - DAC '09  
Execution of an Esterel program -as in all other synchronous languages -is logically made up of a sequence of clock ticks.  ...  In this paper we propose techniques to obtain tight estimates on the processing time of input events by sequential C code generated from Esterel programs.  ...  The Esterel program may contain loops in one or more processes in the computation between the input signal IN and output OUT.  ... 
doi:10.1145/1629911.1630132 dblp:conf/dac/JuHCR09 fatcat:z7bgcgk2hzdifbmc62ivyyn6uy

Synthesizing safe state machines from Esterel

Steffen Prochnow, Claus Traulsen, Reinhard von Hanxleden
2006 SIGPLAN notices  
However, in terms of editing speed, revision management, and meta-modeling, the textual nature of Esterel is advantageous.  ...  We synthesize SSMs in two phases. The first phase transforms an Esterel program into an equivalent SSM, using a structural translation that results in correct, but typically not very compact SSMs.  ...  These cases seem to be rare in practice, in our benchmarks only ABCD contained such loops.  ... 
doi:10.1145/1159974.1134667 fatcat:uukz7kotojcbhh7ynq7kewihnu

Synthesizing safe state machines from Esterel

Steffen Prochnow, Claus Traulsen, Reinhard von Hanxleden
2006 Proceedings of the 2006 ACM SIGPLAN/SIGBED conference on Language, compilers and tool support for embedded systems - LCTES '06  
However, in terms of editing speed, revision management, and meta-modeling, the textual nature of Esterel is advantageous.  ...  We synthesize SSMs in two phases. The first phase transforms an Esterel program into an equivalent SSM, using a structural translation that results in correct, but typically not very compact SSMs.  ...  These cases seem to be rare in practice, in our benchmarks only ABCD contained such loops.  ... 
doi:10.1145/1134650.1134667 dblp:conf/lctrts/ProchnowTH06 fatcat:j3ovnq6ikjel5g4avcgnn2gbhq

Over-Approximated Control Flow Graph Construction on Pure Esterel

Chul-Joo KIM, Jeong-Han YUN, Seonggun KIM, Kwang-Moo CHOE, Taisook HAN
2010 IEICE transactions on information and systems  
In this work, we present a method to construct over-approximated CFGs for Pure Esterel.  ...  Regardless of imperative features of Esterel, combination of parallel execution and preemption makes it difficult to build control flow graphs (CFGs) of Esterel programs.  ...  Since loops in Pure Esterel language are apparently unbounded, control flow from the end of a loop body never falls through the following statements.  ... 
doi:10.1587/transinf.e93.d.985 fatcat:qfgv3t22jjgapbqi5gxrlancie

Instantaneous Termination in Pure Esterel [chapter]

Olivier Tardieu, Robert de Simone
2003 Lecture Notes in Computer Science  
This allows us to model precisely these compilers front-end activities with a clear mathematical specification and led us to uncover inefficiencies in the Esterel v5 academic compiler from Ecole des Mines  ...  In our contribution, we first formalize the analysis involved in detecting statements that may run instantaneously. Then, we identify statements that may terminate and be instantaneously reentered.  ...  Note that using exceptions, it will be possible to escape from loops. Remark the "pause" inside the loop. In Esterel, the body of a loop is not allowed to terminate instantaneously when started.  ... 
doi:10.1007/3-540-44898-5_6 fatcat:gyw7nmxdbnbspacrpv3ioorzyu

The ESTEREL language

F. Boussinot, R. de Simone
1991 Proceedings of the IEEE  
Finally, we report on some ESTEREL uses in various contexts. -~ ~-. ~~ ~_ _ _ _ _~ ~ Authorized licensed use limited to: T U MUENCHEN. Downloaded on November 9, 2009 at 15:47 from IEEE Xplore.  ...  We present the basics of the ESTEREL reactive model of synchronous parallel systems.  ...  In other words, Causal0 is incoherent, as it violates the ESTEREL broadcast communication mechanism. loop x:=x+1 end Causal2: Second, consider the following program signal S1, S 2 in present S1 else  ... 
doi:10.1109/5.97299 fatcat:3noguuuorban5munb735faj77y

A Systematic Classification and Detection of Infeasible Paths for Accurate WCET Analysis of Esterel Programs

Lei Ju, Bach Khoa Huynh, Abhik Roychoudhury, Samarjit Chakraborty
2009 Proceedings of the Singaporean-French Ipal Symposium 2009  
Synchronous programming languages like Esterel are widely used in safetycritical domains like avionics.  ...  In this context, we present techniques for methodically classifying and detecting different types of infeasible paths that arise while compiling Esterel programs into executable code, via high-level languages  ...  the only loop is 10).  ... 
doi:10.1142/9789814277563_0001 fatcat:jyytrvf2rfc7de3zmdd6hr5dge

Instantaneous Transitions in Esterel

Olivier Tardieu, Stephen A. Edwards
2008 Electronical Notes in Theoretical Computer Science  
Concurrency demands we assign scopes and priorities to gotos, so we extend Esterel's exception handling mechanism to allow exception handlers in arbitrary locations.  ...  Esterel is an imperative synchronous programming language for the specification of deterministic concurrent reactive systems.  ...  p ; exit T T ; catch T ; p ; exit T /#T thus iff trap T in loop p end end We now extend Esterel with a new catch instruction.  ... 
doi:10.1016/j.entcs.2008.05.010 fatcat:4hfsd2jawfecbbuxhbpsxo3l3e

Performance debugging of Esterel specifications

Lei Ju, Bach Khoa Huynh, Abhik Roychoudhury, Samarjit Chakraborty
2012 Real-time systems  
Synchronous languages like Esterel have been widely adopted for designing reactive systems in safety-critical domains such as avionics.  ...  In reality, Esterel specifications get compiled to implementations (such as C code) which do not satisfy the perfect synchrony assumption.  ...  Since the tickfunction is loop-free (Esterel allows no loops within a clock tick), this leads to an acyclic CFG and hence there is no need to provide loop bounds to the WCET analyzer.  ... 
doi:10.1007/s11241-012-9155-z fatcat:wg5bdizyk5fefgdhdh7wagd4mu

ECL: A Specification Environment for System-Level Design [chapter]

Gérard Berry, Ed Harcourt, Luciano Lavagno, Ellen Sentovich
2001 Electronic Chips & Systems Design Languages  
The reactive part can be robustly estimated and synthesized to hardware or software, while the data looping part is implemented in software as specified.  ...  It combines the Esterel and C languages to provide a more versatile means for specifying heterogeneous designs.  ...  The compilation is performed by splitting the source code into reactive Esterel code (as large as possible, in the current implementation) and data-dominated C code.  ... 
doi:10.1007/978-1-4757-3326-6_17 fatcat:jqg4lwtzpjfvtde6z453py53g4

ECL

Luciano Lavagno, Ellen Sentovich
1999 Proceedings of the 36th ACM/IEEE conference on Design automation conference - DAC '99  
The reactive part can be robustly estimated and synthesized to hardware or software, while the data looping part is implemented in software as specified.  ...  It combines the Esterel and C languages to provide a more versatile means for specifying heterogeneous designs.  ...  The compilation is performed by splitting the source code into reactive Esterel code (as large as possible, in the current implementation) and data-dominated C code.  ... 
doi:10.1145/309847.309989 dblp:conf/dac/LavagnoS99 fatcat:zgcvim3yibcfbkpbhbcuypyzny

Performance debugging of Esterel specifications

Lei Ju, Bach Khoa Huynh, Abhik Roychoudhury, Samarjit Chakraborty
2008 Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis - CODES/ISSS '08  
Synchronous languages like Esterel have been widely adopted for designing reactive systems in safety-critical domains such as avionics.  ...  In reality, Esterel specifications get compiled to implementations (such as C code) which do not satisfy the perfect synchrony assumption.  ...  Since the tickfunction is loop-free (Esterel allows no loops within a clock tick), this leads to an acyclic CFG and hence there is no need to provide loop bounds to the WCET analyzer.  ... 
doi:10.1145/1450135.1450175 dblp:conf/codes/JuHRC08 fatcat:4p7fgczwireglhxw2rnea5lorm
« Previous Showing results 1 — 15 out of 1,193 results