The Internet Archive has a preservation copy of this work in our general collections.
The file type is application/pdf.
Filters
Ianus: an Adpative FPGA Computer
[article]
2005
arXiv
pre-print
Preserved Fulltext
In this note we describe Ianus, a new generation FPGA based machine and its basic features: hardware integration and wide reprogrammability. ...
The decision to develop a dedicated processor is a complex one, involving careful assessment of its performance lead, during its expected lifetime, over traditional computers, taking into account their ...
An overview of Ianus Ianus is a massively parallel machine, optimized for the simulation of spinglass systems and based on latest generation FPGA components. ...
arXiv:cond-mat/0507270v1
fatcat:rtdyw6pbcvhfbk7ep3ovrposty
Ianus: an adaptive FPGA computer
2006
Computing in science & engineering (Print)
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
In this note we describe Ianus, a new generation FPGA based machine and its basic features: hardware integration and wide reprogrammability. ...
The decision to develop a dedicated processor is a complex one, involving careful assessment of its performance lead, during its expected lifetime, over traditional computers, taking into account their ...
An overview of Ianus Ianus is a massively parallel machine, optimized for the simulation of spinglass systems and based on latest generation FPGA components. ...
doi:10.1109/mcse.2006.9
fatcat:l546kqw5nzgebieh2luoxsce4i
Simulating spin systems on IANUS, an FPGA-based computer
2008
Computer Physics Communications
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf.
Other Versions
We describe here codes that we are currently executing on the IANUS massively parallel FPGA-based system. ...
We have implemented these algorithms as VHDL codes and we have mapped them onto a dedicated processor based on a large FPGA device. ...
Poli in the development of the IANUS Ethernet interface is warmly acknowledged. ...
doi:10.1016/j.cpc.2007.09.006
fatcat:34stuw7ygnhg5oo5ixkopadkrq