A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2020; you can also visit the original URL.
The file type is
for automatic verification. ... If the PVS function has integer parameters to represent parameterized circuits (e.g, the carry-chain adder from section 2.2), a Verilog module for each different occurring parameterization is generated ... Most notably, the decomposition theorem of rounding allows for the decomposition of the rounding hardware into smaller parts, and the concept of αequivalence makes the decomposition of the FPU into computational ...doi:10.22028/d291-25704 fatcat:poss73nl5bg6zh5o6kanqrfose