47,969 Hits in 4.9 sec

DyRecT: Software Support for Adaptive Parallelism on NOWs [chapter]

Etienne Godard, Sanjeev Setia, Elizabeth White
2000 Lecture Notes in Computer Science  
DyRecT provides a high-level API that can be used for writing adaptive parallel HPF-like programs while hiding most of the details of the dynamic reconfiguration from the programmer.  ...  In this paper, we describe DyRecT (Dynamic Reconfiguration Toolkit) a software library that allows programmers to develop adaptively parallel message-passing MPI programs for clusters of workstations.  ...  of dynamic reconfiguration.  ... 
doi:10.1007/3-540-45591-4_161 fatcat:yajlonfq7zau3hbxzzy2353rhe

Embedded Parallel Systems Based on Dynamic Look-Ahead Reconfiguration in Redundant Communication Resources

E. Laskowski, M. Tudruj
2006 9th EUROMICRO Conference on Digital System Design (DSD'06)  
A special parallel system architecture based on the look-ahead dynamic reconfiguration of inter-processor connections for execution of dedicated programs is discussed in the paper.  ...  Automatic program structuring for the assumed system architecture is proposed based on the analysis of parallel program graphs.  ...  Parallel program representation In the paper we use the Branching Task Graph (BTG), a new representation of data and control flow in parallel programs.  ... 
doi:10.1109/dsd.2006.48 dblp:conf/dsd/LaskowskiT06 fatcat:binkdso4abez5di4wuwu2egvp4

A restricted dynamically reconfigurable architecture for low power processors

Takeshi Hirao, Dahoo Kim, Itaru Hida, Tetsuya Asai, Masato Motomura
2013 2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig)  
In the proposed architecture we aim to achieve both flexibility and low power consumption by limiting the scope of dynamic reconfiguration.  ...  As a preliminary evaluation, we have mapped a small program to understand the fundamental characteristics of the proposed architecture.  ...  Image size is large enough, so parallelism of programs is parallelism of Context 2, which is 1.9.  ... 
doi:10.1109/reconfig.2013.6732264 dblp:conf/reconfig/HiraoKHAM13 fatcat:asokgnk66ze6fd64564hranabi

High-level programming of coarse-grained reconfigurable architectures

Zain ul-Abdin
2009 2009 International Conference on Field Programmable Logic and Applications  
Further, we suggest a framework based on the selected programming model that allows the developer to express the dynamic mode of reconfiguration.  ...  reconfiguration of hardware resources in the programming model.  ... 
doi:10.1109/fpl.2009.5272337 dblp:conf/fpl/Zain-ul-Abdin09 fatcat:lnnlxxqg2rdmdn6le6nz65lcyi

A partially reconfigurable architecture supporting hardware threads

Ying Wang, Jian Yan, Xuegong Zhou, Lingli Wang, Wayne Luk, Chenglian Peng, Jiarong Tong
2012 2012 International Conference on Field-Programmable Technology  
It is easy for programmers to exploit the inherent thread, data and pipeline parallelism in a unified view of threads, enhancing hardware efficiency while improving productivity.  ...  Moreover, the parallelized AES, DES and 3DES hardware threads on fieldprogrammable gate arrays show 1.61-4.59 times higher power efficiency than their implementations on state-of-the-art graphics processing  ...  The AES implementation takes advantage of data parallelism, and it is organized in split-join programming structure, as described in Fig. 5(b) .  ... 
doi:10.1109/fpt.2012.6412147 dblp:conf/fpt/WangYZWLPT12 fatcat:niunijrbcjdclfdt4vqzigl7hm

A High Performance and Energy Efficient Microprocessor with a Novel Restricted Dynamically Reconfigurable Accelerator

Itaru Hida, Shinya Takamaeda-Yamazaki, Masayuki Ikebe, Masato Motomura, Tetsuya Asai
2017 Circuits and Systems  
We propose a novel dynamically reconfigurable accelerator "DYNaSTA" composed of a dynamically reconfigurable data path and static ALU arrays.  ...  Dynamically reconfigurable accelerators reduce such redundant power by computing in parallel on reconfigurable switches and processing element arrays (often consisting of an arithmetic logic unit (ALU)  ...  The accelerator consists of a static data path, a dynamically reconfigurable data path, and circuits for controlling them.  ... 
doi:10.4236/cs.2017.85009 fatcat:o5a7u5fcbjajzlpowf45kmxpf4

Developing Real-Time Emergency Management Applications: Methodology for a Novel Programming Model Approach [chapter]

Gabriele Mencagli, Marco Vanneschi
2012 Emergency Management  
Since the last years the scientific community has been involved in facing with the programming issues of distributed systems, aimed at the definition of applications featuring an increasing complexity  ...  The emerging of computational paradigms such as Grid and Cloud Computing, provides potential solutions to integrate such platforms with data systems, natural phenomena simulations, knowledge discovery  ...  Dynamic reconfigurations of parallel programs Previously in this chapter we have introduced the concept of application configuration.  ... 
doi:10.5772/35243 fatcat:mhsgfot27zbcxnlyvppijvtm6u

Software defined architectures for data analytics

Vito Giovanni Castellana, Marco Minutoli, Antonino Tumeo, Marco Lattuada, Pietro Fezzardi, Fabrizio Ferrandi
2019 Proceedings of the 24th Asia and South Pacific Design Automation Conference on - ASPDAC '19  
Data analytics applications increasingly are complex workflows composed of phases with very different program behaviors (e.g., graph algorithms and machine learning, algorithms operating on sparse and  ...  In this position paper, we describe a possible toolchain for reconfigurable architectures targeted at data analytics.  ...  They support the parallel programming model implied by the method's parallel operations, control, and data movement.  ... 
doi:10.1145/3287624.3288754 dblp:conf/aspdac/CastellanaMTLFF19 fatcat:ip4n6z5ghzdubmzs7g6vsq3jmu

Enhancing the performance of malleable MPI applications by using performance-aware dynamic reconfiguration

Gonzalo Martín, David E. Singh, Maria-Cristina Marinescu, Jesús Carretero
2015 Parallel Computing  
Extensive experiments show that Flex-MPI can improve the performance, parallel efficiency, and cost-efficiency of MPI programs with a minimal effort from the programmer.  ...  The work in this paper focuses on providing malleability to MPI applications by using a novel performance-aware dynamic reconfiguration technique.  ...  model which can estimate the performance of the parallel application prior to a dynamic reconfiguring action. • A novel performance-aware dynamic reconfiguration policy which automatically reconfigures  ... 
doi:10.1016/j.parco.2015.04.003 fatcat:wkf275nosfgtdo2l6wvyq5aylq

Building a better bathtub: computing at the optical memory interface

Donald M. Chiarulli, Steven P. Levitan, Robert Hofmann, Pericles A. Mitkas, Zameer U. Hasan, Hans J. Coufal, Glenn T. Sincerbox
1999 Advanced Optical Data Storage: Materials, Systems, and Interfaces to Computers  
Dynamically reconfigurable processors exploit parallelism at the level of individual machine instructions.  ...  In this paper, we present a system in which a dynamically reconfigurable processor is built at the optical memory interface.  ...  Dynamically reconfigurable processors are designed to exploit instruction level parallelism (ILP).  ... 
doi:10.1117/12.370227 fatcat:tuftubdfqvc3ddr6ug7rtdh3qi

Parallel Computational Reconfiguration Based on a PGAS Model

Kentaro Hara, Kenjiro Taura
2012 Journal of Information Processing  
search, to the dynamic increase and decrease of available resources through the reconfiguration.  ...  With this motivation, this paper proposes, implements and evaluates DMI, a global-view-based PGAS framework that enables easy programming of reconfigurable and high-performance parallel iterative computations  ...  Furthermore, it is nontrivial what programming interfaces enable easy programming of this dynamic process reconfiguration.  ... 
doi:10.2197/ipsjjip.20.140 fatcat:vtbv7vty2jhaxkfnwhatxnsoki

Dynamic Malleability in Iterative MPI Applications

Kaoutar El Maghraoui, Travis J. Desell, Boleslaw K. Szymanski, Carlos A. Varela
2007 Seventh IEEE International Symposium on Cluster Computing and the Grid (CCGrid '07)  
Experimental results using a two-dimensional data parallel program that has a regular communication structure demonstrate the usefulness of malleability.  ...  PCM is integrated with the Internet Operating System (IOS), a framework for middleware-driven dynamic application reconfiguration.  ...  We have implemented split and merge operation for data parallel programs with a 2D data structure and a linear communication structure.  ... 
doi:10.1109/ccgrid.2007.45 dblp:conf/ccgrid/MaghraouiDSV07 fatcat:jxa6spwihrcvznxqgiptqxv66q

Occam-pi for Programming of Massively Parallel Reconfigurable Architectures

Zain-ul-Abdin, Bertil Svensson
2012 International Journal of Reconfigurable Computing  
We propose that the occam-pi language is used for programming of the category of massively parallel reconfigurable architectures.  ...  of dynamic reconfigurations, and placement attributes.  ...  This research is part of the CERES research program funded by the Knowledge Foundation and the ELLIIT strategic research initiative funded by the Swedish government.  ... 
doi:10.1155/2012/504815 fatcat:6w6ntkbuabccdmfvnqcd6bzilm

A Retargetable Compilation Framework for Heterogeneous Reconfigurable Computing

Zain Ul-Abdin, Bertil Svensson
2016 ACM Transactions on Reconfigurable Technology and Systems  
However, the mastering of low-level microarchitectural details involved in the programming of such massively parallel platforms becomes too cumbersome, which limits their adoption in many applications.  ...  The future trend in microprocessors for the more advanced embedded systems is focusing on massively parallel reconfigurable architectures, consisting of heterogeneous ensembles of hundreds of processing  ...  , helps in implementing the task of parallel programming.  ... 
doi:10.1145/2843946 fatcat:5gb5na6z4nglbfnxefkppg4bt4

The Principle and Progress of Dynamically Reconfigurable Computing Technologies

Shaojun Wei, Yan'an Lu
2020 Chinese journal of electronics  
The technologies of dynamically reconfigurable computing are continually evolving, and some cheering results of application have been achieved.  ...  Dynamically reconfigurable computing architecture, which has the both characteristics, is one of the most promising architectures for future processors.  ...  Ref. [39] proposed a transaction programming model for dynamic data structures.  ... 
doi:10.1049/cje.2020.05.002 fatcat:drwvb2el4zbc3mge4ytqtdx7z4
« Previous Showing results 1 — 15 out of 47,969 results