A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2020; you can also visit the original URL.
The file type is application/pdf.
Filters
On the Confidence in Bit-Alias Measurement of Physical Unclonable Functions
2019
2019 17th IEEE International New Circuits and Systems Conference (NEWCAS)
Preserved Fulltext
Other Versions
Application to several published PUF designs demonstrates the methods' capabilities. The results prove the need for a high number of samples when the unpredictability of PUFs is tested. ...
The expectation for the probability of 1 at some position in the response, the Bit-Alias, is a state-of-the-art metric in this regard. ...
In
Abstracts
Abstracts
this paper, we present a customized instruction set architec-
ture with fixed-point math considering a lightweight general
purpose processor in order to accelerate the training ...
doi:10.1109/newcas44328.2019.8961298
dblp:conf/newcas/WildeP19
fatcat:wv67uzuqlvcmhma3nahzdrr2ta
Video Processing Acceleration using Reconfigurable Logic and Graphics Processors
2009
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit the original URL.
The file type is application/pdf.
A positive result of the exploration is the proposal of a reconfigurable engine for data access (REDA) to optimise graphics processor performance for video processing-specific memory access patterns. ...
In this work it is used to resolve the advanta- geous factors of the graphics processor and reconfigurable logic for video processing, and the conditions determining which one is superior. ...
Chen et al [25] present the use of reconfigurable logic as a controller in a system-onchip environment to implement a configurable VLIW instruction set. ...
doi:10.25560/1412
fatcat:3z7gtznvondmvirk3hkrkg5fpy
Automated space/time scaling of streaming task graphs on field-programmable gate arrays
2018
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2020; you can also visit the original URL.
The file type is application/pdf.
Third, we investigate automated space/time scaling of STGs in a hybrid architecture consisting of a Soft Vector Processor (SVP) and select custom instructions. ...
This thesis provides a framework to retarget applications described by a Streaming Task Graph (STG) for implementation on different platforms, where the framework can automatically scale the solution size ...
Thanks Kia Bazargan for all the support during ...
doi:10.14288/1.0372982
fatcat:gvcwx45t2ne4vpp4yh4sb3nbki
Dagstuhl Reports, Volume 6, Issue 10, September 2016, Complete Issue
[article]
2017
Preserved Fulltext
A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2022; you can also visit the original URL.
The file type is application/pdf.
For very unexpected reasons, she could unfortunately not participate in the seminar.
Participants ...
Acknowledgements We would like to take the opportunity to thank and acknowledge our organization team member Ingrid Verbauwhede for her great effort in contributing brilliant ideas and suggestions on the ...
One example is the optimum definition for ridge functions: is it a set of points, or an areal structure? ...
doi:10.4230/dagrep.6.10
fatcat:wq33g6exi5bzll67no5ztodtoy