Filters








3 Hits in 7.9 sec

Logic Synthesis [chapter]

2017 Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology  
Beer, Efficient model checking by automated ordering of transition relation partitions, Sixth Conference on Computer Aided Verification (CAV'94) D.L.  ...  Comput. Aided Des., 21, 1377-1394, 2002. 27. M.K. Ganai, P. Ashar, A. Gupta, L. Zhang, and S.  ... 
doi:10.1201/9781315215112-13 fatcat:me52zpnxyfcczh3choo2p4zulm

Towards automated verification of multi-party consensus protocols [article]

Ivan Fedotov, Anton Khritankov, Artem Barger
2021 arXiv   pre-print
In this paper, we define a problem of verification of a blockchain multi-party consensus with probabilistic properties.  ...  Further, we propose a verification technique of endorsement policies using statistical model checking and hypothesis testing.  ...  Simmons, “Probabilistic verification of discrete event systems using acceptance sampling,” in Computer Aided Verification, 14th International Conference, CAV 2002,Copenhagen, Denmark, July 27-31,  ... 
arXiv:2112.02397v1 fatcat:vsc5x6g7c5dpjc3yxbhh2a6n5y

Proving LTL Properties of Bitvector Programs and Decompiled Binaries (Extended) [article]

Yuandong Cyrus Liu
2021 arXiv   pre-print
verification of bitvector programs.  ...  There is increasing interest in applying verification tools to programs that have bitvector operations (eg., binaries).  ...  For most verification tasks, it does not matter where the initial  ... 
arXiv:2105.05159v2 fatcat:nm55kcsplvekxmona4tc6ckoaq