A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is
Proceedings of the conference on Design, automation and test in Europe - DATE '00
Temporal logic model checking is a technique for the automatic verification of systems against specifications. ... Besides the correctness of safety and liveness properties it is often important to determine critical answer and delay times of systems, especially if they are embedded in a real-time environment. ... One possibility to verify such timing properties is to use a real-time temporal logic model checker. ...doi:10.1145/343647.343775 fatcat:7f76ijtjpfcqhls7olip2ezigi
To use the terminology of the paper, the authors describe finite- state programs over real-numbered time in a guarded command language with real-valued clocks. ... Summary: “We analyze a program of a software/hardware system using explicit rational time. The analysis is based on v-conversion, which interprets programs with rational time, and tense arithmetic. ...
TEPE is further instantiated in the AVATAR real-time UML profile. TTool, an open-source toolkit, implements a press-button approach for the formal verification of AVATAR-TEPE properties with UPPAAL. ... TEPE enriches the expressiveness of other common property languages in particular with the notion of physical time and unordered signal reception. ... with main features for supporting real-time system schedulability analysis. ...doi:10.1145/1921532.1921556 fatcat:d3ycdqiv65h6harwiiozdx2vgq
Cyber-Physical System (CPS) requires networks with temporal semantics. The correct functioning of CPS depends crucially on temporal considerations, especially for time-critical requirements. ... This leads naturally to the use of temporal automaton for modeling and verification of requirements of CPSs. The proposed method is simple, yet powerful to express the temporal semantics of CPS. ... Temporal words is defined by assigning a real -valued time with each symbol in a word so that a behavior of a CPS system corresponds to a temporal word over the alphabet of even ts. ...doi:10.46565/jreas.2018.v03i03.007 fatcat:tyod6vhchzc43m4m4llen63q3i
We extend its applicability to the properties of a temporal logic with a possibility operator. ... In the first approach, linear temporal logic is extended with time-bounded temporal operators; in the second one, a special variable is added to represent, in every state, the current time. ...
2011 Electronic System Level Synthesis Conference (ESLsyn)
This model enables an early phase timing analysis and synthesis via tools associated with Polychrony. ... The increasing system complexity and time to market constraints are great challenges in current electronic system design. ... SIGNAL has a notion of logical time, the progression which must be made explicit in computation (with a delay operator over flows), as well as in communications (thanks to bounded FIFOs). ...doi:10.1109/eslsyn.2011.5952285 fatcat:wxwhuszh5jatrooylquybxixbe
Temporal logic can be used to design controllers for real-time discrete event systems. ... Temporal logic may then be used to 1) specify the problem to be solved and 2) help in the derivation and verification of a suitable controller. ... Real-time temporal logic is the specification, verification and analysis language for reasoning about transition systems. ...doi:10.1109/37.56283 fatcat:sxlg6s2di5gl7cip2fv5qqlqny
.; “Compositional verification of real-time systems with explicit clock temporal logic”, Formal Aspects Comput., to appear]. “In Chapter 3, we present the asynchronous version of the for- malism. ... In Chapter 2, we follow the outline of a book by J. J. M. Hooman [Specification and compositional verification of real-time systems, Lecture Notes in Comput. ...
Lecture Notes in Computer Science
This paper provides a survey of the theory of timed automata, and their role in specification and verification of real-time systems. ... Traditional techniques for model checking do not admit an explicit modeling of time, and are thus, unsuitable for analysis of real-time systems whose correctness depends on relative magnitudes of different ... My research on timed automata has been in collaboration with Costas Courcoubetis, David Dill, Tom Henzinger, Bob Kurshan, and many others. ...doi:10.1007/3-540-48683-6_3 fatcat:krziony2hzgj5ploa37xa5jfcy
Lecture Notes in Computer Science
II) presentation of high-level properties of distributed systems as logical specifications of bREAL, (III) problem-oriented compositional deductive reasoning coupled with modelchecking. ... We suggest a three-level integrated approach to design, specification and verification of distributed system. ... The project REAL is under development since 1991. Initial presentation of the project is in  where a sketch of formal semantics of language REAL was given. ...doi:10.1007/3-540-47884-1_5 fatcat:3bmzycngjvhkfkkwrojkg6rdaq
The extensibility comes from the composition operators allowing compositions and explicit manipulation of the streams of events emitted by observables. ... The first scenario presents the specification of an executable semantics for ReactiveXD configured with causality detection (vector clocks), and temporal logic predi-cates. ... on the protection of security events generated in IoT scenarios using a blockchain-based architecture, and could be improved with the support of predicates for time management for the detection of Advanced ...doi:10.1109/access.2020.3010697 fatcat:qwlpavs5kvbrda5zv7s6f7vwna
The increasing relevance of areas such as real-time and embedded systems, pervasive computing, hybrid systems control, and biological and social systems modeling is bringing a growing attention to the ... This article surveys various approaches to the formal modeling and analysis of the temporal features of computer-based systems, with a level of detail that is suitable also for non-specialists. ... ACKNOWLEDGMENTS We thank the anonymous reviewer for useful suggestions and Gianpaolo Cugola for his comments on an early draft of this paper. ...doi:10.1145/1667062.1667063 fatcat:6bjiukps7bavhontaewdgm7tky
We extend the specification language of temporal logic, the corresponding verification framework, and the underlying computational model to deal with real-time properties of reactive systems. ... The first approach uses bounded versions of the temporal operators, while the second approach allows explicit references to the current time through a special clock variable. ... With these bounded temporal operators we can express two important classes of real-time properties (for a general addition of time-bounded operators to linear temporal logic, see [AH90 ...doi:10.1145/99583.99629 dblp:conf/popl/HenzingerMP91 fatcat:l4ofe7qwrnc2zauoefesu5m5ka
Specification and verification of real-time systems are important research topics which have practical implications. ... Unlike statecharts with clocks or timed process algebras, TA lack these compositional patterns. ... A.1 Overview of RTS module in PAT RTS module in PAT is a self-contained toolkit to support composing, simulating and reasoning of compositional real-time systems. ...doi:10.1145/1882291.1882350 dblp:conf/sigsoft/LiuSD10 fatcat:7bt5ap6f2fdilet7knsrhnvm7m
of the target system compared with the traditional act that only relies on Simulink Polyspace. ... Taking advantage of the strong verification capability of Uppaal, we can not only find bugs in Stateflow models which are missed by Simulink Design Verifier, but also check more important temporal properties ... It uses a dense-time model where clock variables evaluate to real numbers, and all clocks progress synchronously. ...doi:10.1109/rtas.2016.7461337 dblp:conf/rtas/JiangYLKGSS16 fatcat:2uioncz5gvcwxlk7xv2d772ouy
« Previous Showing results 1 — 15 out of 3,625 results