Filters








287 Hits in 7.2 sec

Artificial neural network implementation on a single FPGA of a pipelined on-line backpropagation

R. Gadea, J. Cerda, F. Ballester, A. Macholi
<i title="IEEE Comput. Soc"> <a target="_blank" rel="noopener" href="https://fatcat.wiki/container/eye5kplcpfbpdh6jqp7k4ovblu" style="color: black;">Proceedings 13th International Symposium on System Synthesis</a> </i> &nbsp;
a complete ANN on a single FPGA.  ...  A pipelined adaptation of the on-line backpropagation algorithm is shown. Parallelism is better exploited because both forward and backward phases can be performed simultaneously.  ...  Often, a single PE could be mapped into a entire FPGA device, and if a larger FPGA is chosen it would be possible to implement some PEs -perhaps a small layer of neurons -but never a complete neural network  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/isss.2000.874054">doi:10.1109/isss.2000.874054</a> <a target="_blank" rel="external noopener" href="https://dblp.org/rec/conf/isss/GironesCBS00.html">dblp:conf/isss/GironesCBS00</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/zmzbbhe7rffpjh5xbu7ubl737m">fatcat:zmzbbhe7rffpjh5xbu7ubl737m</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20170829191850/https://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2000/isss00/pdffiles/11_5.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/98/65/986597726cd0fc3f7c836f1a3c447fb0df38c8e2.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/isss.2000.874054"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="external alternate icon"></i> ieee.com </button> </a>

Investigation on MLP Artificial Neural Network Using FPGA for Autonomous Cart Follower System [chapter]

Liew Yeong Tat, S. S. N. Alhady, W. A. F. W. Othman, Wan Rahiman
<span title="2016-09-30">2016</span> <i title="Springer Singapore"> <a target="_blank" rel="noopener" href="https://fatcat.wiki/container/buexlaapefetfatuvtspxuwmve" style="color: black;">Lecture Notes in Electrical Engineering</a> </i> &nbsp;
Lastly the implementations of neural network on FPGA will be presented.  ...  This architecture takes the advantage of parallelism from FPGA chip, and implements a modified pipelined backpropagation algorithm with delayed weight updating rules.  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1007/978-981-10-1721-6_14">doi:10.1007/978-981-10-1721-6_14</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/leplbcpodjhxfo2xjucwpfg5u4">fatcat:leplbcpodjhxfo2xjucwpfg5u4</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20180721125335/http://eprints.usm.my/40704/1/Investigation_on_Mlp_Artificial_Neural_Network_Using_FPGA_For_Autonomous_Cart_Follower_System.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/a0/5d/a05d18bd5925fc715fabd26bff576520bc51160a.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1007/978-981-10-1721-6_14"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="external alternate icon"></i> springer.com </button> </a>

EFFICIENT HARDWARE IMPLEMENATATIONS OF FEEDFORWARD NEURAL NETWORKS USING FIELD PROGRAMMABLE GATE ARRAY

Mohamed H. Essai, Marina Magdy
<span title="2018-09-01">2018</span> <i title="Egypts Presidential Specialized Council for Education and Scientific Research"> <a target="_blank" rel="noopener" href="https://fatcat.wiki/container/wvpbgwkdbbah3gysq4hk254ldu" style="color: black;">JES. Journal of Engineering Sciences</a> </i> &nbsp;
Hardware implementation of Artificial Neural Network (ANNs) depends mainly on the efficient implementation of the activation functions.  ...  In this paper we introduce FPGA-based hardware implementation of ANNs using five different activation functions.  ...  Challenges of ANN hardware implementations In artificial neural systems, synapse acts as a network wiring.  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.21608/jesaun.2018.110510">doi:10.21608/jesaun.2018.110510</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/blwrxlic6bfs5orvrv5gict6re">fatcat:blwrxlic6bfs5orvrv5gict6re</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20200919165609/https://jesaun.journals.ekb.eg/article_110510_68f7a11b4f34369aa444a0157734e422.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/95/ac/95ac68f68858c8991621b91ae856d5cd65f4cce1.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.21608/jesaun.2018.110510"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="external alternate icon"></i> Publisher / doi.org </button> </a>

Evaluation of Artificial Neural Network Architectures for Pattern Recognition on FPGA

Thang Viet Huynh
<span title="">2017</span> <i title="Deanship of Scientific Research"> <a target="_blank" rel="noopener" href="https://fatcat.wiki/container/uofqh4pfmre5nmdsm4cnpt5x4i" style="color: black;">International Journal of Computing and Digital Systems</a> </i> &nbsp;
In this paper, we present the design and implementation of two hardware architectures, namely MHL-ANN and SHL-ANN, for the realization of artificial neural networks on reconfigurable computing platforms  ...  We use 16-bit halfprecision floating-point number format to represent the weights of the designed networks. The networks are synthesized and verified on Xilinx Virtex-5 XC5VLX-110T FPGA.  ...  This work is carried out within the framework of the Ministry-level Scientific Research Project No. B2016-DNA-39-TT.  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.12785/ijcds/060305">doi:10.12785/ijcds/060305</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/wfho7bcrkzhjhm5xpwbgqwvz7i">fatcat:wfho7bcrkzhjhm5xpwbgqwvz7i</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20200507013803/https://journal.uob.edu.bh/bitstream/handle/123456789/277/IJCDS060305.pdf;jsessionid=FA708A50BC953E1A006937A5AC281DAD?sequence=1" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/8d/fe/8dfeea45d5c27e70e9a9f85396c80967dd119bbe.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.12785/ijcds/060305"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="unlock alternate icon" style="background-color: #fb971f;"></i> Publisher / doi.org </button> </a>

An embedded system for handwritten digit recognition

Luca B. Saldanha, Christophe Bobda
<span title="">2015</span> <i title="Elsevier BV"> <a target="_blank" rel="noopener" href="https://fatcat.wiki/container/abrqcwwp5bajjj4an3guihtf7u" style="color: black;">Journal of systems architecture</a> </i> &nbsp;
The goal of this work is the design and implementation of a low-cost system-on-FPGA for handwritten digit recognition, based on a relatively deep and wide network of perceptrons.  ...  of the neural network that allows for the drastic reduction of floating point operations.  ...  In 2011, Gomperts and Ukil, [1] , already devised a VLSI implementation of an artificial neural network.  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1016/j.sysarc.2015.07.015">doi:10.1016/j.sysarc.2015.07.015</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/pwm6v3of5rc5fpdxqxe32jz7py">fatcat:pwm6v3of5rc5fpdxqxe32jz7py</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20180718224619/https://manuscript.elsevier.com/S1383762115000867/pdf/S1383762115000867.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/59/2b/592b575330780ded9f91e8aa78641f4255fbd152.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1016/j.sysarc.2015.07.015"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="external alternate icon"></i> elsevier.com </button> </a>

High Performance Colored Image Segmentation System Based on Neural Network

Shefa A. Dawwd
<span title="2009-04-28">2009</span> <i title="University of Mosul"> <a target="_blank" rel="noopener" href="https://fatcat.wiki/container/p5kqfgu4mnhfnfx3hkfy3hmkwy" style="color: black;">Al-Rafidain Engineering Journal</a> </i> &nbsp;
This paper describes an FPGA implementation of a skin color segmentation based on a neural network. The proposed segmentation approach is an essential stage for face detection.  ...  The system uses a multilayer feedforward neural architecture with three-inputs, one hidden layer, two output neurons and a pipelined saturating linear activation function to simplify the FPGA hardware  ...  ., described an analog VLSI implementation of a skin detector based on multilayer feedforward neural network [5] .  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.33899/rengj.2009.38756">doi:10.33899/rengj.2009.38756</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/t3dt3xozjrdcrk4qthsith4cia">fatcat:t3dt3xozjrdcrk4qthsith4cia</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20200506165536/https://rengj.mosuljournals.com/article_38756_c3aa00c4a3c0066ba0df201caa4ad438.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/36/84/36843ed40399eb24cda82054a281356f67ecc016.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.33899/rengj.2009.38756"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="external alternate icon"></i> Publisher / doi.org </button> </a>

A Novel Systolic Parallel Hardware Architecture for the FPGA Acceleration of Feedforward Neural Networks

Leandro D. Medus, Taras Iakymchuk, Jose V. Frances-Villora, Manuel Bataller-Mompean, Alfredo Rosado-Munoz
<span title="">2019</span> <i title="Institute of Electrical and Electronics Engineers (IEEE)"> <a target="_blank" rel="noopener" href="https://fatcat.wiki/container/q7qi7j4ckfac7ehf3mjbso4hne" style="color: black;">IEEE Access</a> </i> &nbsp;
INDEX TERMS Feedforward neural networks -FFNN, systolic hardware architecture, FPGA implementation, neural network acceleration, deep neural networks. 76084 2169-3536  ...  It is based on a systolic ring of neural processing elements (NPE), only requiring as many NPEs as neuron units in the largest layer, no matter the number of layers.  ...  Specific hardware implementation of artificial neural networks can be beneficial to speed up both training and online processes, as in [8] , where the backpropagation learning algorithm was implemented  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/access.2019.2920885">doi:10.1109/access.2019.2920885</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/wmvmyz65wvbhbloornzutwd5vy">fatcat:wmvmyz65wvbhbloornzutwd5vy</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20210429150143/https://ieeexplore.ieee.org/ielx7/6287639/8600701/08731886.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/4d/be/4dbe98535a99a9f6c3267633943961fafcc1da10.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/access.2019.2920885"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="unlock alternate icon" style="background-color: #fb971f;"></i> ieee.com </button> </a>

A Hardware-Oriented Echo State Network and its FPGA Implementation

Kentaro Honda, Hakaru Tamukoh
<span title="">2020</span> <i title="Atlantis Press"> <a target="_blank" rel="noopener" href="https://fatcat.wiki/container/f5jwzvyddzf7perfd2d2qwomx4" style="color: black;">Journal of Robotics, Networking and Artificial Life (JRNAL)</a> </i> &nbsp;
Keywords Reservoir computing echo state network field programmable gate array A B S T R A C T This paper proposes implementation of an Echo State Network (ESN) to Field Programmable Gate Array (FPGA).  ...  Experimental result shows that the proposed circuit supports to 200 MHz of operation frequency and facilitates faster computing of the ESN algorithm compared with a central processing unit.  ...  The authors declare they have no conflicts of interest. ACKNOWLEDGMENT This research is supported by JSPS KAKENHI grant number 17H01798.  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.2991/jrnal.k.200512.012">doi:10.2991/jrnal.k.200512.012</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/5nlyzbcwhjgofobglfyzo5euw4">fatcat:5nlyzbcwhjgofobglfyzo5euw4</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20200718062545/https://download.atlantis-press.com/article/125940366.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/2d/f2/2df28efda5505cc7aa0f99c25a895a7f5d54b4ff.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.2991/jrnal.k.200512.012"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="unlock alternate icon" style="background-color: #fb971f;"></i> Publisher / doi.org </button> </a>

LogicNets: Co-Designed Neural Networks and Circuits for Extreme-Throughput Applications [article]

Yaman Umuroglu, Yash Akhauri, Nicholas J. Fraser, Michaela Blott
<span title="2020-04-06">2020</span> <i > arXiv </i> &nbsp; <span class="release-stage" >pre-print</span>
We present a novel method for designing neural network topologies that directly map to a highly efficient FPGA implementation.  ...  subsequently deployed as a highly pipelinable, massively parallel FPGA circuit.  ...  Based on the feedback from our cost model, we limit X = β · γ ≤ 15 in our exploration to focus on LogicNets implementable on a single FPGA.  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener" href="https://arxiv.org/abs/2004.03021v1">arXiv:2004.03021v1</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/5eu7gocuyjd3np7mxnxjwukg3y">fatcat:5eu7gocuyjd3np7mxnxjwukg3y</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20200410224138/https://arxiv.org/pdf/2004.03021v1.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] </button> </a> <a target="_blank" rel="external noopener" href="https://arxiv.org/abs/2004.03021v1" title="arxiv.org access"> <button class="ui compact blue labeled icon button serp-button"> <i class="file alternate outline icon"></i> arxiv.org </button> </a>

Efficient Binarized Convolutional Layers for Visual Inspection Applications on Resource-Limited FPGAs and ASICs

Taylor Simons, Dah-Jye Lee
<span title="2021-06-23">2021</span> <i title="MDPI AG"> <a target="_blank" rel="noopener" href="https://fatcat.wiki/container/ikdpfme5h5egvnwtvvtjrnntyy" style="color: black;">Electronics</a> </i> &nbsp;
Due to the bitwise nature of BNNs, there have been many efforts to implement BNNs on ASICs and FPGAs.  ...  Our work focuses on reducing the computational cost of BNNs even further, making them more efficient to implement on FPGAs.  ...  Acknowledgments: A GPU provided by the Nvidia GPU Grant program was used in this work.  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.3390/electronics10131511">doi:10.3390/electronics10131511</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/ifraxzg2bndxxnpflkxkacis5i">fatcat:ifraxzg2bndxxnpflkxkacis5i</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20210629085906/https://res.mdpi.com/d_attachment/electronics/electronics-10-01511/article_deploy/electronics-10-01511.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/62/8a/628a5ba4e142d01c177d1228eccaddb3239289fe.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.3390/electronics10131511"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="unlock alternate icon" style="background-color: #fb971f;"></i> mdpi.com </button> </a>

StreamBrain: An HPC Framework for Brain-like Neural Networks on CPUs, GPUs and FPGAs [article]

Artur Podobas, Martin Svedin, Steven W. D. Chien, Ivy B. Peng, Naresh Balaji Ravichandran, Pawel Herman, Anders Lansner, Stefano Markidis
<span title="2021-06-09">2021</span> <i > arXiv </i> &nbsp; <span class="release-stage" >pre-print</span>
One such example is the brain-like Bayesian Confidence Propagation Neural Network (BCPNN).  ...  In this paper, we introduce StreamBrain -- a framework that allows neural networks based on BCPNN to be practically deployed in High-Performance Computing systems.  ...  Each node of the graph represents a Unlike traditional DL, which relies on backpropagation for training the network, we use a localized (and unsupervised) brain-like rule to determine the neural network's  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener" href="https://arxiv.org/abs/2106.05373v1">arXiv:2106.05373v1</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/zjy73e22wzborpptp3um6ynmem">fatcat:zjy73e22wzborpptp3um6ynmem</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20210612155034/https://arxiv.org/pdf/2106.05373v1.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/5d/aa/5daaea0e65f6245eb8094a4cb8426501701932d5.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener" href="https://arxiv.org/abs/2106.05373v1" title="arxiv.org access"> <button class="ui compact blue labeled icon button serp-button"> <i class="file alternate outline icon"></i> arxiv.org </button> </a>

Low Latency Neural Networks using Heterogenous Resources on FPGA for the Belle II Trigger [article]

Steffen Baehr, Sara McCarney, Felix Meggendorfer, Julian Poehler, Sebastian Skambraks, Kai Unger, Juergen Becker, Christian Kiesling
<span title="2019-10-30">2019</span> <i > arXiv </i> &nbsp; <span class="release-stage" >pre-print</span>
With the found balancing ratio the trigger is able to operate two neural networks in parallel on the targeted FPGA within the required latency.  ...  The trigger is implemented on FPGAs to ensure exibility during operation and leverage their IO capabilities.  ...  The main core of this paper is the MLP, which is the last part of processing. Implementation Techniques for Neural Networks The core of a neural network is the artificial neuron.  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener" href="https://arxiv.org/abs/1910.13679v1">arXiv:1910.13679v1</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/lkoat4xcobaunf5f2r57nsgmo4">fatcat:lkoat4xcobaunf5f2r57nsgmo4</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20200916105851/https://arxiv.org/pdf/1910.13679v1.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/0b/fb/0bfb639dfe744de8420ab431758659bf13b677cf.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener" href="https://arxiv.org/abs/1910.13679v1" title="arxiv.org access"> <button class="ui compact blue labeled icon button serp-button"> <i class="file alternate outline icon"></i> arxiv.org </button> </a>

Hardware Implementation of Deep Network Accelerators Towards Healthcare and Biomedical Applications

Mostafa Rahimiazghadi, Corey Lammie, Jason Kamranr Eshraghian, Melika Payvand, Elisa Donati, Bernabe Linares-Barranco, Giacomo Indiveri
<span title="2020-11-06">2020</span> <i title="Institute of Electrical and Electronics Engineers (IEEE)"> <a target="_blank" rel="noopener" href="https://fatcat.wiki/container/l2dywgu6pbcsvgqv77yjgpr32e" style="color: black;">IEEE Transactions on Biomedical Circuits and Systems</a> </i> &nbsp;
After providing the required background, we unify the sparsely distributed research on neural network and neuromorphic hardware implementations as applied to the healthcare domain.  ...  adoption of these tools, as we shed light on the future of deep networks and spiking neuromorphic processing systems.  ...  DEEP ARTIFICIAL AND SPIKING NEURAL NETWORKS A.  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/tbcas.2020.3036081">doi:10.1109/tbcas.2020.3036081</a> <a target="_blank" rel="external noopener" href="https://www.ncbi.nlm.nih.gov/pubmed/33156792">pmid:33156792</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/rjwfjd7vmvglpk762mqeyiteqq">fatcat:rjwfjd7vmvglpk762mqeyiteqq</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20210429030917/https://ieeexplore.ieee.org/ielx7/4156126/9311746/09250613.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/7e/e4/7ee4e31520ae6529df8b5004141cd7cef71aa70d.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/tbcas.2020.3036081"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="external alternate icon"></i> ieee.com </button> </a>

Real-Time Neural Network Inversion on the SRC-6e Reconfigurable Computer

R.W. Duren, R.J. Marks, P.D. Reynolds, M.L. Trumbo
<span title="">2007</span> <i title="Institute of Electrical and Electronics Engineers (IEEE)"> <a target="_blank" rel="noopener" href="https://fatcat.wiki/container/22mhkeaq5zdqlmtti5oidj26fi" style="color: black;">IEEE Transactions on Neural Networks</a> </i> &nbsp;
Implementation of real-time neural network inversion on the SRC-6e, a computer that uses multiple field-programmable gate arrays (FPGAs) as reconfigurable computing elements, is examined using a sonar  ...  A feedforward multilayer perceptron neural network is used to estimate the performance of the sonar system (Jung et al., 2001).  ...  Fox at the Applied Physics Laboratory for providing the weights of the trained neural network sonar emulator.  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/tnn.2007.891679">doi:10.1109/tnn.2007.891679</a> <a target="_blank" rel="external noopener" href="https://www.ncbi.nlm.nih.gov/pubmed/17526353">pmid:17526353</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/63x7iyzzpjgxvjvcvv6clshzee">fatcat:63x7iyzzpjgxvjvcvv6clshzee</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20170808194435/http://web.ecs.baylor.edu/faculty/duren/Web%20Site/Publications/IEEE-TNN-04182378.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/9a/2c/9a2c23842bc00eea9d24e029052d6d7ce6718a1a.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/tnn.2007.891679"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="external alternate icon"></i> ieee.com </button> </a>

Hardware Implementation of Deep Network Accelerators Towards Healthcare and Biomedical Applications [article]

Mostafa Rahimi Azghadi, Corey Lammie, Jason K. Eshraghian, Melika Payvand, Elisa Donati, Bernabe Linares-Barranco, Giacomo Indiveri
<span title="2020-07-11">2020</span> <i > arXiv </i> &nbsp; <span class="release-stage" >pre-print</span>
After providing the required background, we unify the sparsely distributed research on neural network and neuromorphic hardware implementations as applied to the healthcare domain.  ...  adoption of these tools, as we shed light on the future of deep networks and spiking neuromorphic processing systems as proponents for driving biomedical circuits and systems forward.  ...  DEEP ARTIFICIAL AND SPIKING NEURAL NETWORKS A.  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener" href="https://arxiv.org/abs/2007.05657v1">arXiv:2007.05657v1</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/amqutl3suvgq5nygna4ef36usy">fatcat:amqutl3suvgq5nygna4ef36usy</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20200721072536/https://arxiv.org/pdf/2007.05657v1.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] </button> </a> <a target="_blank" rel="external noopener" href="https://arxiv.org/abs/2007.05657v1" title="arxiv.org access"> <button class="ui compact blue labeled icon button serp-button"> <i class="file alternate outline icon"></i> arxiv.org </button> </a>
&laquo; Previous Showing results 1 &mdash; 15 out of 287 results