Filters








9 Hits in 9.7 sec

Schedulability analysis of real-time traffic in WorldFIP networks: an integrated approach

L. Almeida, E. Tovar, J.A.G. Fonseca, F. Vasques
2002 IEEE transactions on industrial electronics (1982. Print)  
In this paper, a response-time-based schedulability analysis for the real-time traffic is presented. Such analysis considers both types of traffic in an integrated way, according to their priorities.  ...  Since 1992, he has authored or coauthored more than 40 technical papers and has recently submitted two patents for fieldbus-based systems.  ...  A solution that has been considered is the use of a field-programmable-gate-array (FPGA)-based coprocessor that schedules traffic online, accepts changes to the set of variables, and executes the timeline  ... 
doi:10.1109/tie.2002.803242 fatcat:2ypw57oivzet3d4p55uig34pua

Current Status of Network Processors

Neha Jain, Manoj Kumar Jain
2014 International Journal of Computer Applications  
Demands for new application are also increasing. It is possible to create a network processor based on user's demands.  ...  This paper shows some details about softwares which help in writing code for NPs. Some brief information about NPs is also shown in this paper, which is currently in market.  ...  The FPGA fabric is used to implement the various real-time Ethernet interfaces while the ARM core is used to run the protocol and application stacks.  ... 
doi:10.5120/17239-7573 fatcat:m224btgssjakxfi5y6qagvasom

Traffic scheduling coprocessor with schedulability analysis capability

E. Martins, J.A. Fonseca
Proceedings Euromicro Symposium on Digital Systems Design  
This paper presents a traffic scheduling and schedulability analyser coprocessor targeted for centralised scheduling fieldbus systems.  ...  The FPGA-based coprocessor generates message schedules according to one of three different scheduling policies, and allows the number of messages and their respective parameters to be changed dynamically  ...  Concluding Remarks In this paper we described a coprocessor capable of traffic scheduling and schedulability analysis in a fieldbus-based distributed system.  ... 
doi:10.1109/dsd.2001.952254 dblp:conf/dsd/MartinsF01 fatcat:zm72relfcfaknbus7tucn4ih6a

Experimental Implementation and Performance Evaluation of an IoT Access Gateway for the Modbus Extension

Vasile Gheorghiță Găitan, Ionel Zagan
2021 Sensors  
They all support the implementation of an Internet of things gateway for Modbus extension.  ...  This paper presents the relevant aspects regarding the experimental implementation and performance evaluation of an Internet of things (IoT) gateway for the Modbus extension.  ...  greater than 16 for FPGA implementation only).  ... 
doi:10.3390/s21010246 pmid:33401514 pmcid:PMC7795959 fatcat:3ubwsxrzbfhztil7g2d54zoyxm

PSCoP-A Planning Scheduler Coprocessor

E Martins, P Neves, J Fonseca
2000 unpublished
The use of a centralised planning scheduler in fieldbus-based systems requiring real-time operation has proved to be a good compromise between operational flexibility and timeliness guarantees.  ...  In this paper a preliminary implementation of a hardware scheduling coprocessor based in the planning paradigm is presented.  ...  The planning scheduler and an associated dispatcher can be implemented in fieldbus-based systems imposing an overhead compatible with the low-processing power microprocessors or microcontrollers used as  ... 
fatcat:3f3kya6vcrd5xpypc572ovjhwy

Flexibility, timeliness and efficiency in fieldbus systems: the DISCO project

L. Almeida, J.A. Fonseca, A. Mota, P. Fonseca, E. Martins, P. Pedreiras, J. Ferreira, F. Coutinho
ETFA 2001. 8th International Conference on Emerging Technologies and Factory Automation. Proceedings (Cat. No.01TH8597)  
The project addresses the issues of control requirements definition in a QoS perspective, flexible scheduling of both network traffic as well as nodes' computing load, and global system management techniques  ...  and management issues in flexible distributed computer control systems for embedded applications.  ...  Also, an FPGA-based coprocessor has been designed to boost system responsiveness and minimize the run-time overhead of dynamic scheduling approaches.  ... 
doi:10.1109/etfa.2001.996365 dblp:conf/etfa/AlmeidaFMFMPFC01 fatcat:6s2aogfblzf67gej3ob2ouqcpy

IoT Frameworks and Complexity [chapter]

Sunil Cheruvu, Anil Kumar, Ned Smith, David M. Wheeler
2019 Demystifying Internet of Things Security  
Controllers host multiple device nodes, run real-time or near real-time operating systems, and support both fieldbus and a traditional Internet protocol stack based on IP and TCP. 112 The third level  ...  For example, a fieldbus domain may contain a network of closed-loop sensors and actuators running at real time or near real time, while an infrastructure domain may contain accounting, telemetry, firmware  ... 
doi:10.1007/978-1-4842-2896-8_2 fatcat:amuzgyvgyjakvln6b5il2emsha

The Alice Experiment at the CERN LHC [chapter]

P. Kuijer
2003 Proceedings of the 31st International Conference on High Energy Physics Ichep 2002  
Most detector systems are scheduled to be installed and ready for data taking by mid-2008 when the LHC is scheduled to start operation, with the exception of parts of the Photon Spectrometer (PHOS), Transition  ...  ALICE will also take data with proton beams at the top LHC energy to collect reference data for the heavy-ion programme and to address several QCD topics for which ALICE is complementary to the other LHC  ...  A further challenge is that the architecture and implementation of the FEE is different for each sub-detector and based on custom chips.  ... 
doi:10.1016/b978-0-444-51343-4.50019-3 fatcat:m63gp5a6gnef7iql3obugr54ae

The ALICE experiment at the CERN LHC

The ALICE Collaboration, K Aamodt, A Abrahantes Quintana, R Achenbach, S Acounis, D Adamová, C Adler, M Aggarwal, F Agnese, G Aglieri Rinella, Z Ahammed, A Ahmad (+1150 others)
2008 Journal of Instrumentation  
Most detector systems are scheduled to be installed and ready for data taking by mid-2008 when the LHC is scheduled to start operation, with the exception of parts of the Photon Spectrometer (PHOS), Transition  ...  ALICE will also take data with proton beams at the top LHC energy to collect reference data for the heavy-ion programme and to address several QCD topics for which ALICE is complementary to the other LHC  ...  Figure 6 . 7 : 67 Figure 6.7: The six architectural layers of the HLT. Figure 6 . 8 : 68 Figure 6.8: H-RORC data pump and FPGA coprocessor.  ... 
doi:10.1088/1748-0221/3/08/s08002 fatcat:w2fjx7g6qvf5tpnomsl36l5tfy