Filters








6,708 Hits in 3.4 sec

A Hardware-Software Co-simulator for Embedded System Design and Debugging [chapter]

A. Ghosh, M. Bershteyn, R. Casley, C. Chien, A. Jain, M. Lipsie, D. Tarrodaychik, O. Yamamoto
2002 Readings in Hardware/Software Co-Design  
In this paper we describe a hardware-software co-simulator that can be used in the design, debugging and verification of embedded systems.  ...  One of the interesting problems in hardware-software co-design is that of debugging embedded software in conjunction with hardware.  ...  CONCLUSIONS AND FUTURE WORK We have presented a hardware-software co-simulator for embedded system design and debugging.  ... 
doi:10.1016/b978-155860702-6/50052-1 fatcat:by2cvek7avarhcbzkzm3mcigoy

A hardware-software co-simulator for embedded system design and debugging

A. Ghosh, M. Bershteyn, R. Casley, C. Chien, A. Jain, M. Lipsie, D. Tarrodaychik, O. Yamamo
1995 Proceedings of the 1995 conference on Asia Pacific design automation (CD-ROM) - ASP-DAC '95  
In this paper we describe a hardware-software co-simulator that can be used in the design, debugging and verification of embedded systems.  ...  One of the interesting problems in hardware-software co-design is that of debugging embedded software in conjunction with hardware.  ...  CONCLUSIONS AND FUTURE WORK We have presented a hardware-software co-simulator for embedded system design and debugging.  ... 
doi:10.1145/224818.224892 dblp:conf/aspdac/GhoshBCCJLTY95 fatcat:zjlaqldslbds3likc2tztb7ake

A hardware-software co-simulator for embedded system design and debugging

A. Ghosh, M. Bershteyn, R. Casley, C. Chien, A. Jain, M. Lipsie, D. Tarrodaychik, O. Yamamoto
Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair  
In this paper we describe a hardware-software co-simulator that can be used in the design, debugging and verification of embedded systems.  ...  One of the interesting problems in hardware-software co-design is that of debugging embedded software in conjunction with hardware.  ...  CONCLUSIONS AND FUTURE WORK We have presented a hardware-software co-simulator for embedded system design and debugging.  ... 
doi:10.1109/aspdac.1995.486217 fatcat:nhgjzjz2lzgv7lcipmoxujweq4

SimXMD: Integrated debugging of C code and hardware components

Ruediger Willenberg, Paul Chow
2012 2012 International Conference on Field-Programmable Technology  
We will demonstrate debugging a multiprocessor FPGA system where the processor cores are connected through custom-designed network hardware.  ...  SimXMD connects a GNU Debugger instance to a ModelSim instance simulating an embedded FPGA system with a Xilinx Microblaze processor.  ...  ACKNOWLEDGMENT We would like to extend our gratitude to Xilinx, CMC Microsystems, Embedded Systems Canada (emSYSCAN) and NSERC for supporting our research.  ... 
doi:10.1109/fpt.2012.6412154 dblp:conf/fpt/WillenbergC12 fatcat:7x2wql7jxnd4fh22c32a2tvgfu

Analysis of Verification Methodologies Based on a SoC Platform Design

Je-Hoon Lee, Sang-Choon Kim
2011 International Journal of Contents  
Most complex SoCs need a heterogeneous design development environment for hardware and software co-design.  ...  In a SoC (system-on-chip) design, a design complexity is a big bottleneck. In order to overcome the design complexity, platform based design method is widely adopted for designers.  ...  Co-simulation framework for behavioral system model.  ... 
doi:10.5392/ijoc.2011.7.1.023 fatcat:vn6nefrgergq5d3tjvqtzsgsay

Virtual Development Environment Based on SystemC for Embedded Systems [chapter]

Sang-Young Cho, Yoojin Chung, Jung-Bae Lee
2007 Lecture Notes in Computer Science  
Virtual development environment increases efficiency of embedded system development because it enables developers to develop, execute, and verify an embedded system without real hardware.  ...  Also, by using RDI, any debugging controller that support RDI can be used to develop an embedded software on the simulation environment.  ...  Virtual Development Environment(VDE) is an embedded system development environment that can verify a hardware prototype, develop a software without a real hardware, or be used for co-design of hardware  ... 
doi:10.1007/978-3-540-72590-9_143 fatcat:5kq6xqrp5zeb3opv4awjewfluq

Simulation-based HW/SW co-debugging for field-programmable systems-on-chip

Ruediger Willenberg, Paul Chow
2013 2013 23rd International Conference on Field programmable Logic and Applications  
SimXMD connects a GNU debugger instance to a full-system simulation of an embedded FPGA system.  ...  We are presenting SimXMD (Simulation-based eXperimental Microprocessor Debugger), a tool that allows developers to debug microcontroller code and custom hardware simultaneously.  ...  Acknowledgment We thank Xilinx, CMC Microsystems, Embedded Systems Canada (emSYSCAN) and NSERC for supporting our research.  ... 
doi:10.1109/fpl.2013.6645542 dblp:conf/fpl/WillenbergC13 fatcat:uwptubuia5bafneowghochz5hq

DEVELOPMENT OF SOFTCORE PROCESSOR

Mohammed Zaheer .
2015 International Journal of Research in Engineering and Technology  
Designing of softcore processor on FPGA is based on software hardware co design.  ...  Embedded Systems which performs specific application using components having hardware and software together is known as embedded system.  ...  IMPLEMENTATION OF HARDWARE AND SOFTWARE PLATFORM Hardware software co-design is a reunion of system level objectives utilizing the hardware and software in a system through their concurrent design.  ... 
doi:10.15623/ijret.2015.0424006 fatcat:5qghde7qzjcmjihf3nybyhd6ou

Microprocessor and FPGA interfaces for in-system co-debugging in field programmable hybrid systems

M.A. Aguirre, J.N. Tombs, V. Baena-Lecuyer, J.L. Mora, J.M. Carrasco, A. Torralba, L.G. Franquelo
2005 Microprocessors and microsystems  
This article discusses different architectural strategies that have been adopted for a hybrid hardware-software platform, built ready for debug, and that uses components that can be easily found with a  ...  The final architecture of the targeted design and its debugging capabilities strongly depends on how the hybrid system is connected and clocked.  ...  However, new co-verification software tools for embedded co-design systems use a hardware model of the processor that is joined with the hardware section so that a conventional hardware simulator can be  ... 
doi:10.1016/j.micpro.2004.06.009 fatcat:t76jrjf2vjh2zn2s365oqkysti

ASIC Design and Verification in an FPGA Environment

Dejan Markovic, Chen Chang, Brian Richards, Hayden So, Borivoje Nikolic, Robert W. Brodersen
2007 2007 IEEE Custom Integrated Circuits Conference  
A unified algorithm-architecture-circuit co-design environment for dedicated signal processing hardware is presented.  ...  The approach is based on a single design description in the graphical Matlab/Simulink environment that is used for FPGA emulation, ASIC design, verification and chip testing.  ...  ACKNOWLEDGMENTS The authors acknowledge funding support from C2S2 under MARCO contract 2003-CT-888 and BWRC member companies, STMicroelectronics and Xilinx for hardware support, P. Droz and H.  ... 
doi:10.1109/cicc.2007.4405836 dblp:conf/cicc/MarkovicCRSNB07 fatcat:rgr3d5ppx5hvfo5jgrxlczwvta

HSP16: A Hardware Simulator for Pesona 16

Khairulmizam Samsudin, Abdul Rahman Ramli, Ismail Mat Yusoff
2002 Jurnal Teknologi  
Hardware Simulator for Pesona 16 (HSP16) is a simulated environment of the Pesona-16 microprocessor for execution of the host-code to enable parallel co-design and co-verification.  ...  The simulator core is a typical Instruction Set Simulation (ISS) model, also called Register Transfer Level (RTL) that incorporate an instruction simulation, debugging facility and devices interfacing.  ...  The author, Khairulmizam Samsudin is currently a tutor in the Department of Computer and Communication Systems, UPM.  ... 
doi:10.11113/jt.v36.577 fatcat:xlefqskg5jam5f7dv436uiga5e

Integrated Design Environment for Reconfigurable HPC [chapter]

Lilian Janin, Shoujie Li, Doug Edwards
2010 Lecture Notes in Computer Science  
Its co-simulation capabilities and the automatic regeneration of interfaces allow an incremental design strategy in which the HPC programmer co-designs both software and hardware on the host.  ...  Our GALS (Globally Asynchronous Locally Synchronous) system design framework, which was originally designed for embedded systems, happens to be outstanding for programming and debugging HPC systems with  ...  We would like to express our thanks to the CCLRC Daresbury Laboratory and their great team for providing access to their Cray XD1.  ... 
doi:10.1007/978-3-642-12133-3_41 fatcat:zluo3gxrozfgte3q4syddbw2du

Hardware/software co-simulation

Kurt Keutzer
1994 Proceedings of the 31st annual conference on Design automation conference - DAC '94  
Hardware-software co-simulation refers to verifying that hardware and software function correctly together.  ...  With hardware-software co-design and embedded processors within large single ICs, it is more necessary to verify correct functionality before the hardware is built.  ...  Typical performances for these types of models are in the 1 to 100 instructions per second. Hardware/Software Co-Simulation James A.  ... 
doi:10.1145/196244.196458 dblp:conf/dac/Rowson94 fatcat:mjguruevk5hoxf2oate6eaixbe

A fast hardware/software co-verification method for system-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication

Yuichi Nakamura, Kouhei Hosokawa, Ichiro Kuroda, Ko Yoshikawa, Takeshi Yoshimura
2004 Proceedings of the 41st annual conference on Design automation - DAC '04  
This paper describes a new hardware/software co-verification method for System-On-a-Chip, based on the integration of a C/C++ simulator and an inexpensive FPGA emulator.  ...  We describe the application of this environment to the verification of three different complex commercial SoCs, supporting concurrent hardware and embedded software development.  ...  An important requirement in SoC design is that the embedded software for SoC processors should be designed in conjunction with the hardware design.  ... 
doi:10.1145/996566.996655 dblp:conf/dac/NakamuraHKYY04 fatcat:qjyead4p25f6plnyuzg7noot7e

An SoC design methodology using FPGAs and embedded microprocessors

Nobuyuki Ohba, Kohji Takano
2004 Proceedings of the 41st annual conference on Design automation - DAC '04  
We made a hardware wrapper that gets the embedded microprocessors to interface with the fully synthesized modules through IBM CoreConnect buses.  ...  Design modules in different abstraction levels are all combined and run together in an FPGA prototyping system that fully emulates the target SoC.  ...  To complete the design and verification more quickly, systemlevel design and hardware/software co-verification are used.  ... 
doi:10.1145/996566.996769 dblp:conf/dac/OhbaT04 fatcat:e7is5xsekvcoxkyb7pvnc6lsk4
« Previous Showing results 1 — 15 out of 6,708 results