Filters








59 Hits in 5.8 sec

Performance Analysis of 6T and 9T SRAM [article]

Apollos Ezeogu
<span title="2019-05-18">2019</span> <i > arXiv </i> &nbsp; <span class="release-stage" >pre-print</span>
SRAM is widely used for on-chip cache memory in microprocessors, game software, computers, workstations, portable handheld devices due to high data speed, low power consumption, low voltage supply, no-refresh  ...  The SRAM cell is made up of latch, which ensures that the cell data is preserved as long as power is turned on and refresh operation is not required for the SRAM cell.  ...  , cell ratio, pullup ratio, and voltage supply for both the 6T and 9T Static Random Access Memory cells.  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener" href="https://arxiv.org/abs/1905.08624v1">arXiv:1905.08624v1</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/ifzvos2uibazjk6s3bjn3kmwmm">fatcat:ifzvos2uibazjk6s3bjn3kmwmm</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20191221204736/https://arxiv.org/pdf/1905.08624v1.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/97/b2/97b2d1bc0e63a141848d60222d7bded1e5d812f7.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener" href="https://arxiv.org/abs/1905.08624v1" title="arxiv.org access"> <button class="ui compact blue labeled icon button serp-button"> <i class="file alternate outline icon"></i> arxiv.org </button> </a>

Low Power and High Speed 13T SRAM Cell with Bit-Interleaving Capability

Shivendra Kumar, Bhavana P.
<span title="2016-05-17">2016</span> <i title="Foundation of Computer Science"> <a target="_blank" rel="noopener" href="https://fatcat.wiki/container/b637noqf3vhmhjevdfk3h5pdsu" style="color: black;">International Journal of Computer Applications</a> </i> &nbsp;
In this paper a low power single ended 13T SRAM cell has been proposed for bit inter-leaving application.  ...  A column aware scheme is used in the cell to achieve stable SRAM cell with better performance than the existing designs.  ...  The authors would thank the reviewers and the editors for their careful review and very helpful comments. The CAD tools of SMDP project in MANIT, Bhopal is gratefully acknowledged.  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.5120/ijca2016909859">doi:10.5120/ijca2016909859</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/g3gauhjaonhvrcpcevmbq6fjsa">fatcat:g3gauhjaonhvrcpcevmbq6fjsa</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20180603171310/https://www.ijcaonline.org/archives/volume141/number11/sharma-2016-ijca-909859.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/50/58/50581c24f1734e8421e7b6ac64693660a64b8894.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.5120/ijca2016909859"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="external alternate icon"></i> Publisher / doi.org </button> </a>

A Single-Ended With Dynamic Feedback Control 8T Subthreshold SRAM Cell

C. B. Kushwah, S. K. Vishvakarma
<span title="">2016</span> <i title="Institute of Electrical and Electronics Engineers (IEEE)"> <a target="_blank" rel="noopener" href="https://fatcat.wiki/container/uqbr2omxsbdgtaxslmblka2nnu" style="color: black;">IEEE Transactions on Very Large Scale Integration (vlsi) Systems</a> </i> &nbsp;
A novel 8-transistor (8T) static random access memory cell with improved data stability in subthreshold operation is designed.  ...  The proposed single-ended with dynamic feedback control 8T static RAM (SRAM) cell enhances the static noise margin (SNM) for ultralow power supply.  ...  Still, none of the cell could fulfill the requirement of improving both read and write stability in subthreshold regime for ultralow power applications.  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/tvlsi.2015.2389891">doi:10.1109/tvlsi.2015.2389891</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/xeso3fv2n5auzapawhcjgk4au4">fatcat:xeso3fv2n5auzapawhcjgk4au4</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20160626033908/http://wineyard.in/Abstract/mtech/VLSI/2015/bp/15V37.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/9d/b2/9db27c83a3eacdcbd4783dc6d2c86499d6c8b1e3.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/tvlsi.2015.2389891"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="external alternate icon"></i> ieee.com </button> </a>

A 0.33-V, 500-kHz, 3.94-$\mu\hbox{W}$ 40-nm 72-Kb 9T Subthreshold SRAM With Ripple Bit-Line Structure and Negative Bit-Line Write-Assist

Chien-Yu Lu, Ming-Hsien Tu, Hao-I Yang, Ya-Ping Wu, Huan-Shun Huang, Yuh-Jiun Lin, Kuen-Di Lee, Yung-Shin Kao, Ching-Te Chuang, Shyh-Jye Jou, Wei Hwang
<span title="">2012</span> <i title="Institute of Electrical and Electronics Engineers (IEEE)"> <a target="_blank" rel="noopener" href="https://fatcat.wiki/container/c352rf3zizflhbzkvxrawww7mu" style="color: black;">IEEE Transactions on Circuits and Systems - II - Express Briefs</a> </i> &nbsp;
This paper presents an ultra-low-power 72-Kb 9T static random-access memory (SRAM) with a ripple bitline (RPBL) structure and negative bit-line (NBL) write-assist.  ...  Index Terms-Negative bit-line (NBL), ripple bit-line (RPBL), subthreshold static random-access memory (SRAM), ultra-low voltage, 9T SRAM cell.  ...  Fig. 1 . 1 (a) Schematic of the disturb-free 9T cell [19] and (b) layout of the 9T cell in UMC 40-nm low-power (40LP) CMOS technology.  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/tcsii.2012.2231017">doi:10.1109/tcsii.2012.2231017</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/mtagj3oqzff7zjj4y7a63oxtuy">fatcat:mtagj3oqzff7zjj4y7a63oxtuy</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20170829174826/http://lpsoc.eic.nctu.edu.tw/pub/A%200.33V,%20500KHz,%203.94%E5%BC%AEW%2040nm%2072Kb%209T%20Subthreshold%20SRAM%20with%20Ripple%20Bit-Line%20Structure%20and%20Negative%20Bit-Line%20Write-Assist.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/56/c5/56c522c0b1cc47bfb66eb190d95733d0b26cb1bf.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/tcsii.2012.2231017"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="external alternate icon"></i> ieee.com </button> </a>

A Single-Ended Disturb-Free 9T Subthreshold SRAM With Cross-Point Data-Aware Write Word-Line Structure, Negative Bit-Line, and Adaptive Read Operation Timing Tracing

Ming-Hsien Tu, Jihi-Yu Lin, Ming-Chien Tsai, Chien-Yu Lu, Yuh-Jiun Lin, Meng-Hsueh Wang, Huan-Shun Huang, Kuen-Di Lee, Wei-Chiang Shih, Shyh-Jye Jou, Ching-Te Chuang
<span title="">2012</span> <i title="Institute of Electrical and Electronics Engineers (IEEE)"> <a target="_blank" rel="noopener" href="https://fatcat.wiki/container/cz5rf4o3ezafnl4kjpq643g32e" style="color: black;">IEEE Journal of Solid-State Circuits</a> </i> &nbsp;
This paper presents a novel single-ended disturb-free 9T subthreshold SRAM cell with cross-point data-aware Write word-line structure.  ...  The proposed 9T SRAM cell is demonstrated by a 72 Kb SRAM macro with a Negative Bit-Line (NBL) Write-assist and an adaptive Read operation timing tracing circuit implemented in 65 nm low-leakage CMOS technology  ...  His research interests include noise suppression design technologies, embedded measurement circuit design, and ultra-low-power SRAM design. Jihi-Yu  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/jssc.2012.2187474">doi:10.1109/jssc.2012.2187474</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/acydfavabfebdjgozk5bwawujm">fatcat:acydfavabfebdjgozk5bwawujm</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20170812212859/https://ir.nctu.edu.tw/bitstream/11536/16275/1/000304607700017.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/8d/73/8d7302427f958db0ddd984fb284a90211bc6496f.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/jssc.2012.2187474"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="external alternate icon"></i> ieee.com </button> </a>

Leakage Immune 9T-SRAM Cell in Sub-threshold Region

Priya Gupta, Anu Gupta, Abhijit Asati
<span title="2016-03-01">2016</span> <i title="Institute of Advanced Engineering and Science"> Bulletin of Electrical Engineering and Informatics </i> &nbsp;
The paper presents a variability-aware modified 9T SRAM cell.  ...  Thus, comparative analysis exhibits that the proposed design has a significant improvement, thereby achieving high cell stability at 45nm technology.  ...  Introduction SRAM (static random access memory) cell stability with voltage scaling is a primary concern in deep sub-micron technology [1] .  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.11591/eei.v5i1.557">doi:10.11591/eei.v5i1.557</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/5ufwcqctorfe3bsr326ec4duju">fatcat:5ufwcqctorfe3bsr326ec4duju</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20180721180005/http://journal.portalgaruda.org/index.php/EEI/article/download/557/394" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/82/22/8222085a140af431729696d10f5444f1e0a6398f.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.11591/eei.v5i1.557"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="external alternate icon"></i> Publisher / doi.org </button> </a>

Leakage Immune 9T-SRAM Cell in Sub-threshold Region

Priya Gupta, Anu Gupta, Abhijit Asati
<span title="2016-03-01">2016</span> <i title="Institute of Advanced Engineering and Science"> Bulletin of Electrical Engineering and Informatics </i> &nbsp;
The paper presents a variability-aware modified 9T SRAM cell.  ...  Thus, comparative analysis exhibits that the proposed design has a significant improvement, thereby achieving high cell stability at 45nm technology.  ...  Introduction SRAM (static random access memory) cell stability with voltage scaling is a primary concern in deep sub-micron technology [1] .  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.11591/eei.v5i1.628">doi:10.11591/eei.v5i1.628</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/q3uiwnbtpbgcxop4thmwwadace">fatcat:q3uiwnbtpbgcxop4thmwwadace</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20180721180005/http://journal.portalgaruda.org/index.php/EEI/article/download/557/394" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/82/22/8222085a140af431729696d10f5444f1e0a6398f.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.11591/eei.v5i1.628"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="external alternate icon"></i> Publisher / doi.org </button> </a>

Leakage Immune 9T-SRAM Cell in Sub-threshold Region

Priya Gupta, Anu Gupta, Abhijit Asati
<span title="2016-03-01">2016</span> <i title="Institute of Advanced Engineering and Science"> Bulletin of Electrical Engineering and Informatics </i> &nbsp;
The paper presents a variability-aware modified 9T SRAM cell.  ...  Thus, comparative analysis exhibits that the proposed design has a significant improvement, thereby achieving high cell stability at 45nm technology.  ...  Introduction SRAM (static random access memory) cell stability with voltage scaling is a primary concern in deep sub-micron technology [1] .  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.11591/557">doi:10.11591/557</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/ojjetdcbsjhsneyllox7z6icea">fatcat:ojjetdcbsjhsneyllox7z6icea</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20180721180005/http://journal.portalgaruda.org/index.php/EEI/article/download/557/394" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/82/22/8222085a140af431729696d10f5444f1e0a6398f.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.11591/557"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="external alternate icon"></i> Publisher / doi.org </button> </a>

Development of Emulation Network Analyzer Tool for Computer Network Planning

Mohd Nazri Ismail, Abdullah Mohd Zin
<span title="2016-06-01">2016</span> <i title="Institute of Advanced Engineering and Science"> Bulletin of Electrical Engineering and Informatics </i> &nbsp;
The paper presents a variability-aware modified 9T SRAM cell.  ...  Thus, comparative analysis exhibits that the proposed design has a significant improvement, thereby achieving high cell stability at 45nm technology.  ...  Introduction SRAM (static random access memory) cell stability with voltage scaling is a primary concern in deep sub-micron technology [1] .  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.11591/eei.v5i2.557">doi:10.11591/eei.v5i2.557</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/rytwufnwdzcl5leybmuxd6h6ze">fatcat:rytwufnwdzcl5leybmuxd6h6ze</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20190429053216/http://journal.portalgaruda.org/index.php/EEI/article/download/557/926" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/a4/e4/a4e425dc8b77c1720db5d7d6fb13f5b294571ef5.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.11591/eei.v5i2.557"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="external alternate icon"></i> Publisher / doi.org </button> </a>

Power Efficient Data-Aware SRAM Cell for SRAM-Based FPGA Architecture [chapter]

Ajay Kumar Singh
<span title="2017-05-31">2017</span> <i title="InTech"> Field - Programmable Gate Array </i> &nbsp;
Finally, the chapter proposes a data-aware dynamic SRAM cell to control the power consumption in the cell. Stack effect has been adopted in the design to reduce the leakage current.  ...  The present chapter provides an overview of various factors responsible for power consumption in FPGA and discusses the design techniques of low-power SRAMbased FPGA at system level, device level, and  ...  [105] have designed a data aware dynamic 9T SRAM cell to reduce the bitline power consumption.  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.5772/67257">doi:10.5772/67257</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/ff4zwex2ofacbbtiiun2xl2eem">fatcat:ff4zwex2ofacbbtiiun2xl2eem</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20190426222559/https://cdn.intechopen.com/pdfs/53882.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/9d/6d/9d6db9c9e0cda4df686736c1ab5a1913c3724cef.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.5772/67257"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="external alternate icon"></i> Publisher / doi.org </button> </a>

A write-improved low-power 12T SRAM cell for wearable wireless sensor nodes

Vishal Sharma, Santosh Vishvakarma, Shailesh Singh Chouhan, Kari Halonen
<span title="2018-08-28">2018</span> <i title="Wiley"> <a target="_blank" rel="noopener" href="https://fatcat.wiki/container/fxzyscw7kbbrnftdz4txqtwl4a" style="color: black;">International journal of circuit theory and applications</a> </i> &nbsp;
In this work, a data-dependent feedback-cutting-based bit-interleaved 12T static random access memory (SRAM) cell is proposed, which enhances the write margin in terms of write trip point (WTP) and write  ...  static noise margin (WSNM) by 2.14× and 8.99× whereas read stability in terms of dynamic read noise margin (DRNM) and read static noise margin (RSNM) by 1.06× and 2.6 ×, respectively, for 0.4 V when compared  ...  ACKNOWLEDGMENTS The authors are thankful to Center for International Mobility (CIMO grant no Intia-1-2016-03) and Aalto University, Finland, for their financial support.  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1002/cta.2555">doi:10.1002/cta.2555</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/ogwqmylvznhivecclak7q3nvb4">fatcat:ogwqmylvznhivecclak7q3nvb4</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20200321045722/https://research.aalto.fi/files/27962651/ELEC_Sharma_et_al_2018_International_Journal_of_Circuit_Theory_and_Applications.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/a8/0f/a80f4607a354d15beb0d4576ca4f97a4d0ef68eb.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1002/cta.2555"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="external alternate icon"></i> wiley.com </button> </a>

40 nm Bit-Interleaving 12T Subthreshold SRAM With Data-Aware Write-Assist

Yi-Wei Chiu, Yu-Hao Hu, Ming-Hsien Tu, Jun-Kai Zhao, Yuan-Hua Chu, Shyh-Jye Jou, Ching-Te Chuang
<span title="">2014</span> <i title="Institute of Electrical and Electronics Engineers (IEEE)"> <a target="_blank" rel="noopener" href="https://fatcat.wiki/container/l6r6h4xpzvh6jkuzrx565pgwgu" style="color: black;">IEEE Transactions on Circuits and Systems Part 1: Regular Papers</a> </i> &nbsp;
This paper presents a new bit-interleaving 12T subthreshold SRAM cell with Data-Aware Power-Cutoff (DAPC) Write-assist to improve the Write-ability to mitigate increased device variations at low supply  ...  Data can be written successfully for down to 300 mV. The measured maximum operation frequency is 11.5 MHz with total power consumption of 22 at 350 mV, 25 .  ...  ACKNOWLEDGMENT The authors are grateful to CIC, ITRI, NSC, and MOEA, Taiwan, for project support and Taiwan Semiconductor Manufacturing Company (TSMC) for the University Shuttle Program.  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/tcsi.2014.2332267">doi:10.1109/tcsi.2014.2332267</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/tiqbxrp4szditpvhkrxo3cmvye">fatcat:tiqbxrp4szditpvhkrxo3cmvye</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20170815165633/https://ir.nctu.edu.tw/bitstream/11536/25204/1/000341593700007.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/1e/33/1e338681d5ba3074a1e63035b1385f2201692fb0.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/tcsi.2014.2332267"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="external alternate icon"></i> ieee.com </button> </a>

Benefits of decomposing wide CMOS transistors into minimum-size gates

Hans Kristian Otnes Berge, Snorre Aunet
<span title="">2009</span> <i title="IEEE"> 2009 NORCHIP </i> &nbsp;
Ultra Low Voltage SRAM Static random access memory (SRAM) plays a key role in many digital systems, supporting volatile storage in applications such as instruction memory, data memory, cache, FIFOs, register  ...  PDP Power-Delay Product. PVT Process, Voltage and Temperature. RDF Random Dopant Fluctuations. SRAM Static Random Access Memory. SCE Short Channel Effect. SNM Static Noise Margin.  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/norchp.2009.5397795">doi:10.1109/norchp.2009.5397795</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/rr6gli6uxngtxfzm5zk2t5azfq">fatcat:rr6gli6uxngtxfzm5zk2t5azfq</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20171120203433/https://core.ac.uk/download/pdf/30906939.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/68/18/681866c935127fa4d38cde67dbe3125f9c833c35.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.1109/norchp.2009.5397795"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="external alternate icon"></i> ieee.com </button> </a>

An Advanced Embedded SRAM Cell with Expanded Read/Write Stability and Leakage Reduction

Yeon-Bae Chung
<span title="2012-09-30">2012</span> <i title="Institute of Korean Electrical and Electronics Engineers"> <a target="_blank" rel="noopener" href="https://fatcat.wiki/container/dhfzs7wsv5biddom7iwaocnxze" style="color: black;">Journal of IKEEE</a> </i> &nbsp;
Data stability and leakage power dissipation have become a critical issue in scaled SRAM design.  ...  power consumption compared to the standard 6T cell.  ...  A data-aware SRAM cell [8] , which circumvents the column-interleaving issue in the write operation, consumes a substantial dynamic power because all the non-selected wordlines in the memory array should  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.7471/ikeee.2012.16.3.265">doi:10.7471/ikeee.2012.16.3.265</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/zklvv72wgzfc5nwksybxmwg55m">fatcat:zklvv72wgzfc5nwksybxmwg55m</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20170819105709/http://ocean.kisti.re.kr/downfile/volume/ikeee/JGGJB@/2012/v16n3/JGGJB@_2012_v16n3_265.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/0a/f3/0af3ecc6a416b4338275ce77478813ccadba611f.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a> <a target="_blank" rel="external noopener noreferrer" href="https://doi.org/10.7471/ikeee.2012.16.3.265"> <button class="ui left aligned compact blue labeled icon button serp-button"> <i class="external alternate icon"></i> Publisher / doi.org </button> </a>

IMPROVED SPEED LOW POWER AND LOW VOLTAGE SRAM DESIGN FOR LDPC APPLICATION CIRCUITS

ROSALIND DEENA KUMARI SELVAM, C. SENTHILPARI, LEE LINI
<span title="">2018</span> <i title="Taylor&#39;s University"> <a target="_blank" rel="noopener" href="https://fatcat.wiki/container/3vxazte2xfh4vfhg6itjiodlsq" style="color: black;">Journal of Engineering Science and Technology</a> </i> &nbsp;
There is significant improvement in power dissipation by 99.64 %, delay by 99.9 %, throughput of 490 Mbps and power delay product of 99.96 %.  ...  This paper proposed a SRAM design and an attempt has been made to design circuits using dynamic logic and pass transistor logic to obtain better performance in terms of speed, power dissipation and throughput  ...  Random Access Memory VLSI Static Random Access Memory VTC Table 1 . 1 Simulation results of SRAM cell.  ... 
<span class="external-identifiers"> <a target="_blank" rel="external noopener" href="https://doaj.org/article/10eb410592ef4719a362d7dfe4fc39a4">doaj:10eb410592ef4719a362d7dfe4fc39a4</a> <a target="_blank" rel="external noopener" href="https://fatcat.wiki/release/q3drpfdikzfmnpymvicd3ufki4">fatcat:q3drpfdikzfmnpymvicd3ufki4</a> </span>
<a target="_blank" rel="noopener" href="https://web.archive.org/web/20201125160457/http://jestec.taylors.edu.my/Vol%2013%20issue%203%20March%202018/13_3_20.pdf" title="fulltext PDF download" data-goatcounter-click="serp-fulltext" data-goatcounter-title="serp-fulltext"> <button class="ui simple right pointing dropdown compact black labeled icon button serp-button"> <i class="icon ia-icon"></i> Web Archive [PDF] <div class="menu fulltext-thumbnail"> <img src="https://blobs.fatcat.wiki/thumbnail/pdf/99/2a/992a53c8c28df7029c1415c7e39b5d423500bd0b.180px.jpg" alt="fulltext thumbnail" loading="lazy"> </div> </button> </a>
&laquo; Previous Showing results 1 &mdash; 15 out of 59 results