A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf
.
Filters
A Software-Based Error Detection Technique Using Encoded Signatures
2006
Proceedings (IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems)
In this Paper, a software-based control flow checking technique called SWTES (Softwarebased error detection Technique using Encoded Signatures) is presented and evaluated. ...
The results show that this technique detects about 90% of the injected errors. ...
In this article, a software-based control flow checking technique which does not depend on a specific processor or platform is proposed and the SWIFI approach is used to evaluate the technique. ...
doi:10.1109/dft.2006.11
dblp:conf/dft/SedaghatMF06
fatcat:ximmuevm5vcefapsno7pi63nqm
Eliminating Single Points of Failure in Software-Based Redundancy
2012
2012 Ninth European Dependable Computing Conference
In the domain of safety-critical embedded and cyber-physical systems, software-based redundancy is generally understood as an effective and cheap approach to improve reliability. ...
We evaluated CoRed in a realistic setting using a quadrotor helicopter and provide experimental evidence for softerror resistance and comparable low resource demand. ...
SWIFT refines EDDI and uses a software only signature-based control-flow checking scheme. ...
doi:10.1109/edcc.2012.21
dblp:conf/edcc/UlbrichHKLSS12
fatcat:2tk2psrfqnag5kzeqyhpvtsnbi
A Hybrid Technique for Complete Viral Infected Recovery
[chapter]
2009
Communications in Computer and Information Science
This research proposes a hybrid technique for computer virus detection and recovery. We made use of the well-established BWT to pinpoint where the infection was located. ...
The proposed technique was gauged against a couple of commercial virus software and found to perform its task to perfection. ...
Most anti-virus systems are still based on scanning detection using virus signature because of their very low false alarm [1, 2] . ...
doi:10.1007/978-3-642-10392-6_14
fatcat:6hs52p33urboxp7usobjvvkos4
ANB- and ANBDmem-Encoding: Detecting Hardware Errors in Software
[chapter]
2010
Lecture Notes in Computer Science
One possible solution is to detect hardware errors in software using arithmetic AN-codes. These codes detect hardware errors independent of the actual failure modes of the underlying hardware. ...
Nevertheless, more and more commodity hardware with insufficient error detection is used in critical applications. ...
Arithmetic Codes Arithmetic codes are a technique to detect hardware errors during runtime. The encoding adds redundancy to all data words. ...
doi:10.1007/978-3-642-15651-9_13
fatcat:qvkgi3b7z5dybeet5jru4ngdki
Software-Implemented Hardware Error Detection: Costs and Gains
2010
2010 Third International Conference on Dependability
Usually in such systems redundant execution is used to detect erroneous executions. However, arithmetic codes promise much higher error detection rates. ...
In this paper, we assess and compare the runtime overhead and error detection capabilities of redundancy and several arithmetic codes. ...
Note that our symptom-based error injection surpasses previous bit flip based approaches that were mainly used in recent research papers for the evaluation of error detection mechanisms. ...
doi:10.1109/depend.2010.16
fatcat:5zg6ufrnhnfnfiit2dwfmek6lq
Software protection mechanisms for dependable systems
2008
Proceedings of the conference on Design, automation and test in Europe - DATE '08
In contrast, Forin [7] introduced the Vital Coded Microprocessor which reliably detects transient and permanent hardware errors but is not applicable to arbitrary programs and requires special hardware ...
Thus software-implemented approaches to deal with unreliable hardware will be required. ...
Related Work A widespread technique to detect hardware errors in memory are error correcting codes (ECC) and parities which are used to detect and correct inconsistent data. ...
doi:10.1145/1403375.1403604
fatcat:tqkmcm6cejbqng3dajyol7lczy
A hybrid-based error detection technique for PLC-based Industrial Control Systems
2015
2015 IEEE 20th Conference on Emerging Technologies & Factory Automation (ETFA)
A control flow checking technique, called PLC-CFC, has been proposed to detect control flow errors in several RTUs in a SCADA system. ...
Studies show that a significant number of transient faults caused by a harsh environment lead to control flow errors in the RTU's processors. ...
ACKNOWLEDGEMENT The authors would like to appreciate Parin Beton Amood Company for providing the opportunity of field work and evaluation of the PLC-CFC technique in a real Industrial Control System. ...
doi:10.1109/etfa.2015.7301525
dblp:conf/etfa/RajabpourS15
fatcat:un53fbg6ubdwlhow3qb5lsisdi
New results in software model checking and analysis
2010
International Journal on Software Tools for Technology Transfer (STTT)
Signatures are matching rules that are used in intrusion detection systems when searching for attack traces in the recorded audit data based on pre-defined patterns. ...
Previous work used abstraction techniques to translate a concurrent Java program into an EML program, a modeling language based on push-down systems and a finite set of re-entrant locks, and used only ...
doi:10.1007/s10009-010-0178-2
fatcat:p2l2dwydf5e5rf5h2ortmkstkq
Software Encoded Processing: Building Dependable Systems with Commodity Hardware
[chapter]
2007
Lecture Notes in Computer Science
To achieve this, arithmetic codes and signatures are used to detect corrupted data and faulty executions of programs. ...
SEP enforces a crash failure semantics of the underlying CPU. It does not require the source code of encoded programs and provides probabilistic guarantees. ...
Related Work Detection of transient and permanent hardware errors is a widely researched topic. A widespread technique to detect errors in memory are error correcting codes (ECC) and parities. ...
doi:10.1007/978-3-540-75101-4_34
fatcat:sncu22h62ffpvlmpyjya2uboxe
Hardware Failure Virtualization Via Software Encoded Processing
2007
2007 5th IEEE International Conference on Industrial Informatics
It requires a dedicated development process and special hardware. ...
Thus, software implemented hardware fault tolerance (SIHFT) will become essential for building safe systems. ...
But since most processors are engineered for a commodity market, software-based techniques seem to be the most economic choice. ...
doi:10.1109/indin.2007.4384907
fatcat:o7wyyoppevf3nfkmk4qr3wy3wy
A Software-Based Error Detection Technique for Monitoring the Program Execution of RTUs in SCADA
[chapter]
2015
Lecture Notes in Computer Science
Software-based techniques employ software redundancy to detect deviations in software program execution flow by signature monitoring mechanisms [8, 9] . ...
A software error detection technique has been proposed to detect control flow errors in several RTUs. ...
The authors would like to appreciate Parin Beton Amood Company for providing the opportunity of field work and evaluation of the ICS-CFC technique in a real Industrial Control System. ...
doi:10.1007/978-3-319-24255-2_33
fatcat:ebpcyzn5e5amxoeinp4jsamk4m
Behavioral synthesis techniques for intellectual property protection
2005
ACM Transactions on Design Automation of Electronic Systems
The essence of the new approach is the addition of a set of design and timing constraints which encodes the author's signature. ...
On a large set of design examples, studies indicate the effectiveness of the new approach that results in signature data that is highly resilient, difficult to detect and remove, and yet is easy to verify ...
The m-bit error-correcting BCH codes [Lin and Costello 1983] have been used to encode the signature data. ...
doi:10.1145/1080334.1080338
fatcat:g3p3ytybijh6zbjp4cizvddvwu
Behavioral synthesis techniques for intellectual property protection
1999
Proceedings of the 36th ACM/IEEE conference on Design automation conference - DAC '99
The essence of the new approach is the addition of a set of design and timing constraints which encodes the author's signature. ...
On a large set of design examples, studies indicate the effectiveness of the new approach that results in signature data that is highly resilient, difficult to detect and remove, and yet is easy to verify ...
The m-bit error-correcting BCH codes [Lin and Costello 1983] have been used to encode the signature data. ...
doi:10.1145/309847.310085
dblp:conf/dac/HongP99
fatcat:2el4da2gang6ro3rwwrw6z7wei
Havens: Explicit Reliable Memory Regions for HPC Applications
[article]
2016
arXiv
pre-print
Existing hardware-based detection and recovery techniques will be inadequate to manage the presence of high memory fault rates. ...
We provide reliability for the regions through a software-based parity protection mechanism. Our approach enables critical program objects to be placed in these havens. ...
RELATED WORK Reliable memory systems have been implemented using hardware-based encoding techniques such as ECC [2] [7] . ...
arXiv:1610.08494v1
fatcat:6bn627qoajfj7fka5xwlor6aoa
A Practitioner's Guide to Software-Based Soft-Error Mitigation Using AN-Codes
2014
2014 IEEE 15th International Symposium on High-Assurance Systems Engineering
Arithmetic error coding schemes (AN codes 1 ) are a well known and effective technique for soft error mitigation. ...
Besides adding costly hardware redundancy, virtually sacrificing the technology gain, software-based fault-tolerance offers a selective and resource-efficient alternative. ...
AN codes are commonly used for software-based soft-error mitigation [8] , [9] , although they lack coverage for certain operator and address errors. ...
doi:10.1109/hase.2014.14
dblp:conf/hase/HoffmannUDSLS14
fatcat:bgefm5eyfjew3au2utiw3acxdi
« Previous
Showing results 1 — 15 out of 35,371 results