Filters








252 Hits in 4.8 sec

A Multilevel Bottom-up Optimization Methodology for the Automated Synthesis of RF Systems

Fabio Passos, Elisenda Roca, Javier Sieiro, Rafaella Fiorelli, Rafael Castro-Lopez, Jose Maria Lopez-Villegas, Francisco V. Fernandez
2019 IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems  
In this work, a methodology based on hierarchical multilevel bottom-up design approaches is presented, where multi-objective optimization algorithms are used to design an entire radiofrequency system from  ...  In recent years there has been a growing interest in electronic design automation methodologies for the optimizationbased design of radiofrequency circuits and systems.  ...  A Multilevel Bottom-up Optimization Methodology for the Automated Synthesis of RF Systems Fábio Passos, Member, IEEE, Elisenda Roca, Javier Sieiro, Rafaella Fiorelli, Member, IEEE, Rafael Castro-López  ... 
doi:10.1109/tcad.2018.2890528 fatcat:cmqmbgrmtjcpvb3fi4v2utalyy

2003 technology roadmap for semiconductors

D. Edenfeld, A.B. Kahng, M. Rodgers, Y. Zorian
2004 Computer  
SYSTEM DRIVERS The International Technology Roadmap for Semiconductors (ITRS) provides quantified, selfconsistent models of canonical products-system drivers-that drive the semiconductor industry.  ...  The 2003 ITRS system drivers chapter presents an overarching SoC context for future semiconductor products, along with new discussions of technology requirements for analog/mixed-signal and embedded memory  ...  Acknowledgments We acknowledge the efforts of the many individuals who contributed to making the 2003 edition of The International Technology Roadmap for Semiconductors a successful endeavor.  ... 
doi:10.1109/mc.2004.1260725 fatcat:eqstk5zzbzfkbl6upd2jjc4f4m

ComputerAided Design of Analog and MixedSignal Integrated Circuits [chapter]

2009 Computer-Aided Design of Analog Integrated Circuits and Systems  
Analog blocks typically constitute only a small fraction of the components on mixed-signal ICs and emerging systems-on-a-chip (SoC) designs.  ...  But due to the increasing levels of integration available in silicon technology and the growing requirement for digital systems to communicate with the continuous-valued external world, there is a growing  ...  The top-down synthesis process is then followed by a bottom-up layout implementation and design verification process.  ... 
doi:10.1109/9780470544310.ch1 fatcat:nz4on5owvvdxbneeuh3aqrkkfe

Computer-aided design of analog and mixed-signal integrated circuits

G.G.E. Gielen, R.A. Rutenbar
2000 Proceedings of the IEEE  
Analog blocks typically constitute only a small fraction of the components on mixed-signal ICs and emerging systems-on-a-chip (SoC) designs.  ...  But due to the increasing levels of integration available in silicon technology and the growing requirement for digital systems to communicate with the continuous-valued external world, there is a growing  ...  The top-down synthesis process is then followed by a bottom-up layout implementation and design verification process.  ... 
doi:10.1109/5.899053 fatcat:2kjzezalevhuzayfrkykyvm5py

A roadmap and vision for physical design

Andrew B. Kahng
2002 Proceedings of the 2002 international symposium on Physical design - ISPD '02  
. (5) The scope of physical design must expand (up to package and system, down to manufacturing interfaces, out to novel implementation technologies, etc.), even as renewed focus is placed on basic optimization  ...  The main messages are as follows. (1) The high-level roadmap for physical design is static and well-known. (2) Basic problems remain untouched by fundamental research. (3) Academia should not overemphasize  ...  for synthesis and optimization.  ... 
doi:10.1145/505388.505416 dblp:conf/ispd/Kahng02 fatcat:6xefj4rzmbhkrab7uskhi6s2ya

A roadmap and vision for physical design

Andrew B. Kahng
2002 Proceedings of the 2002 international symposium on Physical design - ISPD '02  
. (5) The scope of physical design must expand (up to package and system, down to manufacturing interfaces, out to novel implementation technologies, etc.), even as renewed focus is placed on basic optimization  ...  The main messages are as follows. (1) The high-level roadmap for physical design is static and well-known. (2) Basic problems remain untouched by fundamental research. (3) Academia should not overemphasize  ...  for synthesis and optimization.  ... 
doi:10.1145/505415.505416 fatcat:qphnbldeyzcpbhl2bpqyuzdwsa

Dataflow modeling and design for cognitive radio networks

Lai-Huei Wang, Shuvra S. Bhattacharyya, Aida Vosoughi, Joseph R. Cavallaro, Markku Juntti, Jani Boutellier, Olli Silven, Mikko Valkama
2013 8th International Conference on Cognitive Radio Oriented Wireless Networks  
As RF frequency agility and reconfiguration for carrier aggregation are important goals for 4G LTE Advanced systems, we also focus on dataflow analysis for digital pre-distortion algorithms.  ...  Dataflow modeling will be important to provide a layer of abstraction and will be applied to generate flexible baseband representations for cognitive radio testbeds, including the Rice WARP platform.  ...  Dataflow also offers an excellent basis for building automated synthesis tools that generate actual system implementations out of models.  ... 
doi:10.1109/crowncom.2013.6636817 dblp:conf/crowncom/WangBVCJBSV13 fatcat:sop5pmoe7ra23n5tue3uhtqp6y

Application of IP-Based Analog Platforms in the Design of Neuromimetic Integrated Circuits

T. Levi, N. Lewis, J. Tomas, S. Renaud
2012 IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems  
The design re-use for analog integrated systems is much less natural and less standardized.  ...  After a conceptual overview, this paper presents the methodological principles and details examples with a tutorial intention.  ...  The topdown way is known as synthesis flow and the bottom-up way as verification flow.  ... 
doi:10.1109/tcad.2012.2204992 fatcat:usurxc6a5nghlh27lrptneasgm

2020 Index IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Vol. 39

2020 IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems  
., +, TCAD April 2020 885-894 Electronic design automation A Multilevel Bottom-Up Optimization Methodology for the Automated Syn- thesis of RF Systems.  ...  Zou, A., +, TCAD Dec. 2020 5142-5155 Control system synthesis Automated Controller and Sensor Configuration Synthesis Using Dimen- sional Analysis.  ...  Entropy-Directed Scheduling for FPGA High-Level Synthesis. Shen, M., +, TCAD Oct. 2020 2588 -2601 FLASH: Fast, Parallel, and Accurate Simulator for HLS.  ... 
doi:10.1109/tcad.2021.3054536 fatcat:wsw3olpxzbeclenhex3f73qlw4

Limitations and challenges of computer-aided design technology for CMOS VLSI

R.E. Bryant, Kwang-Ting Cheng, A.B. Kahng, K. Keutzer, W. Maly, R. Newton, L. Pileggi, J.M. Rabaey, A. Sangiovanni-Vincentelli
2001 Proceedings of the IEEE  
Design technology (DT) is concerned with the automated or semiautomated conception, synthesis, verification, and eventual testing of microelectronic systems.  ...  A second limitation is that the effectiveness of the design process is determined by its context-the design methodologies and flows we employ, and the designs that we essay-perhaps more than by its component  ...  As a second example, any lack of "good predictions" in forward synthesis can be made up for by "enforceable assumptions."  ... 
doi:10.1109/5.915378 fatcat:jocv62sorfbnjp53u7b76j4mdi

3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration

K. Banerjee, S.J. Souri, P. Kapur, K.C. Saraswat
2001 Proceedings of the IEEE  
A scheme to optimize the interconnect distribution among different interconnect tiers is presented and the effect of transferring the repeaters to upper Si layers has been quantified in this analysis for  ...  to alleviate the interconnect related problems and to facilitate heterogeneous integration of technologies to realize a system-on-a-chip (SoC) design.  ...  ACKNOWLEDGMENT The authors would like to acknowledge J. Hutchby of SRC for providing initial seed funding and A.  ... 
doi:10.1109/5.929647 fatcat:ibkenr5mvrcn3cwc4mxsnpnbwy

Optimizing Hardware Design by Composing Utility-Directed Transformations

Qiang Liu, Tim Todman, Wayne Luk, George A. Constantinides
2012 IEEE transactions on computers  
The system performance of a 64-bit matrix multiplication is shown to improve up to 98 times compared to the original design, in the target hardware platform.  ...  Utility-directed transformations involve changing a design to optimize for given constraints while preserving behavior.  ...  This section gives an overview of our approach to enable the automation of system design optimization; the next section presents the above mentioned UDTs in detail.  ... 
doi:10.1109/tc.2011.205 fatcat:o5ekmgzqundk5jzpnhrfrhfnj4

The tides of EDA

A. Sangiovanni-Vincentelli
2003 IEEE Design & Test of Computers  
The invention of a methodology for level-sensitive scan design by Tom Williams and colleagues, and the consequent development of the D-algorithm by Paul Roth of IBM, changed the way in which this industry  ...  Exploiting the quasi-unidirectional characteristic of a MOS transistor to speed up circuit simulation first appeared in the work of Gummel and colleagues of Bell Labs in 1975.  ...  Brayton and Hachtel, in collaboration with Newton and me at UC Berkeley, developed the two-level logic optimizer Espresso, and two multilevel logic optimizers, the Yorktown Silicon Compiler and the Multilevel  ... 
doi:10.1109/mdt.2003.1246165 fatcat:mbu6motr3nbcxoavgt3zrdlzb4

Robust Design Simulation: A Probabilistic Approach to Multidisciplinary Design

Dimitri N. Mavris, Oliver Bandte, Daniel A. DeLaurentis
1999 Journal of Aircraft  
Thus, a methodology for system synthesis and design is needed that is both multidisciplinary and able to deal with uncertainty and risk.  ...  Finally, a fuel volume ratio, Rf, can be tracked in the form of a ratio of available fuel volume to required volume to complete the mission. Hence, the Rf must be greater than one.  ... 
doi:10.2514/2.2437 fatcat:vvy5c725wnhjlou6god74azi2a

Microwave and millimeter-wave integrated circuits

E.C. Niehenke, R.A. Pucel, I.J. Bahl
2002 IEEE transactions on microwave theory and techniques  
A historical sketch of microwave integrated circuits, monolithic microwave integrated circuits, and their application is presented in this paper.  ...  Some software intended for microwave design was available, but needed upgrading in the areas of device modeling and in synthesis and optimization features.  ...  FUTURE TRENDS In the future, the use of multilevel interconnects to realize vertically integrated RF, microwave, and millimeter-wave circuitry is expected to become a routine feature.  ... 
doi:10.1109/22.989968 fatcat:yvasl334cncdrdeat7ywd73rbe
« Previous Showing results 1 — 15 out of 252 results