Internet Archive Scholar
Filters
























368 Hits in 3.2 sec

Parallel Algorithms Development for Programmable Devices with Application from Cryptography

Issam W. Damaj
2007 International journal of parallel programming  

Preserved Fulltext

fulltext thumbnail
Web Archive Capture PDF (967.0 kB)
https://web.archive.org/web/20191019071507/https://arxiv.org/pdf/1904.05437v1.pdf

A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2019; you can also visit the original URL. The file type is application/pdf.

Note that this fulltext copy is not of the "primary" version of this work. The version it corresponds to is:

2019 pre-print arXiv:1904.05437v1 fatcat:5y3pnr6nz5aorptcfb7z5k25zq
The refinements are inspired by the operators of Communicating Sequential Processes (CSP) and map easily to programs in Handel-C (a hardware description language).  ...  State-of-the-art FPGAs are complex hybrid devices that contain up to several millions of gates.  ...  John Hawkins for their insightful comments on the research which is partly presented in this paper.  ... 
doi:10.1007/s10766-007-0046-1 fatcat:2xpaoudqsrcz7af4zvrxxcrcb4
Multiple Versions
Citation

Issam W. Damaj. "Parallel Algorithms Development for Programmable Devices with Application from Cryptography." International journal of parallel programming 35.6 (2007) 529-572

Parallel algorithms development for programmable logic devices

Issam W. Damaj
2006 Advances in Engineering Software  

Preserved Fulltext

fulltext thumbnail
Web Archive Capture PDF (385.9 kB)
https://web.archive.org/web/20191019163927/https://arxiv.org/pdf/1904.03756v1.pdf

A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2019; you can also visit the original URL. The file type is application/pdf.

Note that this fulltext copy is not of the "primary" version of this work. The version it corresponds to is:

2019 pre-print arXiv:1904.03756v1 fatcat:nh4ca4gdszfcfjcqzrpowxkcge

Other Versions

2019 pre-print
arXiv:1904.05980v1 fatcat:e6ylr6wjdngl5mzopnt44sk5hm
We take a step-wise refinement approach to the development of correct reconfigurable hardware circuits from formal specifications.  ...  The off-the-shelf refinements are inspired by the operators of Communicating Sequential Processes (CSP) and map easily to programs in Handel-C (a hardware description language).  ...  The development continues by deriving efficient, parallel implementations described in CSP and realised using Handel-C that can be compiled into hardware on an FPGA.  ... 
doi:10.1016/j.advengsoft.2006.01.009 fatcat:fmlpok2bdnbzzpkpr3u4lakyfy
Multiple Versions
Citation

Issam W. Damaj. "Parallel algorithms development for programmable logic devices." Advances in Engineering Software 37.9 (2006) 561-582

NEURAghe: Exploiting CPU-FPGA Synergies for Efficient and Flexible CNN Inference Acceleration on Zynq SoCs [article]

Paolo Meloni, Alessandro Capotondi, Gianfranco Deriu, Michele Brian, Francesco Conti, Davide Rossi, Luigi Raffo, Luca Benini
2017 arXiv   pre-print

Preserved Fulltext

fulltext thumbnail
Web Archive Capture PDF (2.9 MB)
https://web.archive.org/web/20191019230401/https://arxiv.org/pdf/1712.00994v1.pdf

A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2019; you can also visit the original URL. The file type is application/pdf.

Thanks to our heterogeneous computing model, our platform improves upon the state-of-the-art, achieving a frame rate of 5.5 fps on the end-to-end execution of VGG-16, and 6.6 fps on ResNet-18.  ...  This work presents NEURAghe, a flexible and efficient hardware/software solution for the acceleration of CNNs on Zynq SoCs.  ...  [34] presented a latency-driven design methodology for mapping CNNs on FPGAs.  ... 
arXiv:1712.00994v1 fatcat:s2e2eaafpbcffnutlzktggcooe
Citation

Paolo Meloni, Alessandro Capotondi, Gianfranco Deriu, Michele Brian, Francesco Conti, Davide Rossi, Luigi Raffo, Luca Benini. "NEURAghe: Exploiting CPU-FPGA Synergies for Efficient and Flexible CNN Inference Acceleration on Zynq SoCs." arXiv (2017)

NEURAghe

Paolo Meloni, Alessandro Capotondi, Gianfranco Deriu, Michele Brian, Francesco Conti, Davide Rossi, Luigi Raffo, Luca Benini
2018 ACM Transactions on Reconfigurable Technology and Systems  

Preserved Fulltext

fulltext thumbnail
Web Archive Capture PDF (2.7 MB)
https://web.archive.org/web/20200307032837/https://cris.unibo.it/retrieve/handle/11585/653392/408842/neuraghe-trets.pdf

A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2020; you can also visit the original URL. The file type is application/pdf.

Thanks to our heterogeneous computing model, our platform improves upon the state-of-the-art, achieving a frame rate of 5.5 fps on the end-to-end execution of VGG-16, and 6.6 fps on ResNet-18.  ...  This work presents NEURAghe, a flexible and efficient hardware/software solution for the acceleration of CNNs on Zynq SoCs.  ...  [37] presented a latency-driven design methodology for mapping CNNs on FPGAs.  ... 
doi:10.1145/3284357 fatcat:nsc2gkpjdbbghmz6wcbrwqhkla
Citation

Paolo Meloni, Alessandro Capotondi, Gianfranco Deriu, Michele Brian, Francesco Conti, Davide Rossi, Luigi Raffo, Luca Benini. "NEURAghe." ACM Transactions on Reconfigurable Technology and Systems 11.3 (2018) 1-24

Dynamic Hardware Development

Stephen Craven, Peter Athanas
2008 International Journal of Reconfigurable Computing  

Preserved Fulltext

fulltext thumbnail
Web Archive Capture PDF (2.7 MB)
https://web.archive.org/web/20151211095458/http://www.ann.ece.ufl.edu:80/courses/eel6686_14spr/papers/DynamicHardwareDevelopment.pdf

A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2015; you can also visit the original URL. The file type is application/pdf.

Applications that leverage the dynamic partial reconfigurability of modern FPGAs are few, owing in large part to the lack of suitable tools and techniques to create them.  ...  This paper discusses the creation of a high-level development environment for reconfigurable designs that leverage an existing high-level synthesis tool to enable the design, simulation, and implementation  ...  Based on the CSP model, Impulse C permits the application developer to describe hardware using a large subset of standard C.  ... 
doi:10.1155/2008/901328 fatcat:3itrrcxyhjaijh2fjkhtsap2jy
DOAJ
Citation

Stephen Craven, Peter Athanas. "Dynamic Hardware Development." International Journal of Reconfigurable Computing (2008) 1-10

A Control System Processor Architecture for Complex LTI Controllers

Roger Goodall, Simon Jones, Rene Cumplido-Parra, Fiona Mitchell, Stephen Bateman
2000 IFAC Proceedings Volumes  

Preserved Fulltext

fulltext thumbnail
Web Archive Capture PDF (1.7 MB)
https://web.archive.org/web/20081221090338/http://ccc.inaoep.mx:80/~rcumplido/papers/AARTC00%20-%20CSP.pdf

A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2008; you can also visit the original URL. The file type is application/pdf.

Control System Processor (CSP) implemented using a "programmable ASIC" device.  ...  The paper describes the use of FPGA-type devices for implementing complex, high sample rate, linear time invariant controllers.  ...  The processor is implemented together with the appropriate programme in an Actel ProAsic FPGA which is a flash-programmable device (non-volatile), offering a one-chip solution.  ... 
doi:10.1016/s1474-6670(17)35466-6 fatcat:b3obc2auprhstc3sdlc55243si
Citation

Roger Goodall, Simon Jones, Rene Cumplido-Parra, Fiona Mitchell, Stephen Bateman. "A Control System Processor Architecture for Complex LTI Controllers." IFAC Proceedings Volumes 33.6 (2000) 175-180

Design methodology for construction of asynchronous pipelines with Handel-C

R.P. Self, M. Fleury, A.C. Downton
2003 IEE Proceedings - Software  

Preserved Fulltext

fulltext thumbnail
Web Archive Capture PDF (369.0 kB)
https://web.archive.org/web/20170922005718/http://privatewww.essex.ac.uk/~fleum/AsyncPipes.pdf

A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL. The file type is application/pdf.

applied to dense FPGAs. 2  ...  CSP channels are proposed as a means of developing high-level, asynchronous pipeline architectures over and above existing synchronous logic.  ...  Our development methodology iterates from a sequential implementation through to a (possibly) fully parallel one.  ... 
doi:10.1049/ip-sen:20030206 fatcat:ro5ekwlojfbwvm6fdilo67arr4
Citation

R.P. Self, M. Fleury, A.C. Downton. "Design methodology for construction of asynchronous pipelines with Handel-C." IEE Proceedings - Software 150.1 (2003) 39

Mapping high level algorithms onto massively parallel reconfigurable hardware

I. Damaj, J. Hawkins, A. Abdallah
2003 ACS/IEEE International Conference on Computer Systems and Applications, 2003. Book of Abstracts.  

Preserved Fulltext

fulltext thumbnail
Web Archive Capture PDF (131.1 kB)
https://web.archive.org/web/20160717122248/http://idamaj.net/Files/Tunis.pdf

A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2016; you can also visit the original URL. The file type is application/pdf.

Handle-C is a programming language based on C and extended by parallelism and communication primitives taken from CSP.  ...  The main focus of this paper is on implementing high level functional algorithms in reconfigurable hardware.  ...  Handel-C relies on the parallel constructs in CSP to model concurrent hardware resources. Accordingly, algorithms described with CSP could be implemented with Handle-C.  ... 
doi:10.1109/aiccsa.2003.1227451 fatcat:kckwvs6ugzdw3oaammihgjrlp4
Citation

I. Damaj, J. Hawkins, A. Abdallah. "Mapping high level algorithms onto massively parallel reconfigurable hardware." ACS/IEEE International Conference on Computer Systems and Applications, 2003. Book of Abstracts. (2003)

Design of Field Programmable Gate Array Based Emulators for Motor Control Applications

Taha
2012 American Journal of Applied Sciences  

Preserved Fulltext

fulltext thumbnail
Web Archive Capture PDF (622.9 kB)
https://web.archive.org/web/20180720100611/http://thescipub.com/pdf/10.3844/ajassp.2012.1166.1181

A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit the original URL. The file type is application/pdf.

Other Versions

2013 pre-print
arXiv:1312.5704v1 fatcat:yfgdbksdyvgxteo7oogp7kmjye
Approach: This study proposes to apply this technique for the conception and implementation of a Real Time Direct Current Machine (RTDCM) emulator for an embedded control application.  ...  Problem Statement: Field Programmable Gate Array (FPGA) circuits play a significant role in major recent embedded process control designs.  ...  To utilize CoDeveloper, developers have to follow its programming approach which is based on Communication Sequential Processes (CSP).  ... 
doi:10.3844/ajassp.2012.1166.1181 fatcat:kqrecrjepfbn5ccgr7ujr6mv5y
Szczepanski Multiple Versions
Citation

Taha. "Design of Field Programmable Gate Array Based Emulators for Motor Control Applications." American Journal of Applied Sciences 9.8 (2012) 1166-1181

Towards facilities for modeling and synthesis of architectures for resource allocation problem in systems engineering

Stephen Creff, Jérôme Le Noir, Eric Lenormand, Sébastien Madelénat
2020 Proceedings of the 24th ACM Conference on Systems and Software Product Line: Volume A - Volume A  

Preserved Fulltext

fulltext thumbnail
Web Archive Capture PDF (837.7 kB)
https://web.archive.org/web/20210428110531/https://hal.archives-ouvertes.fr/hal-02949745/file/Creff%20et%20al.%20-%202020%20-%20Towards%20Facilities%20for%20Modeling%20and%20Synthesis%20of%20Architectures%20for%20Resource%20Allocation%20Problem%20in%20Systems%20Engineer.pdf

A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2021; you can also visit the original URL. The file type is application/pdf.

More specifically, this work reports on the use of the Clafer modeling language and its gateway to the CSP Choco Solver, on an industrial case study of heterogeneous hardware resource allocation (GPP-GPGPU-FPGA  ...  Unfortunately, existing languages and approaches do not incorporate this concern, generally favoring solution analysis over exploring a set of candidate architectures.  ...  This article follows a report on the use of the Clafer modeling language [5] and its gateway to the Choco Solver[8] Constraint Solver Programming (CSP), on an implemented industrial case study of heterogeneous  ... 
doi:10.1145/3382025.3414963 dblp:conf/splc/CreffNLM20 fatcat:tmwmzafabfadlo32ygqytsemha
Citation

Stephen Creff, Jérôme Le Noir, Eric Lenormand, Sébastien Madelénat. "Towards facilities for modeling and synthesis of architectures for resource allocation problem in systems engineering." Proceedings of the 24th ACM Conference on Systems and Software Product Line: Volume A - Volume A (2020) 32:1-32:11

Adaptively Lossy Image Compression for Onboard Processing

Justin Goodwill, David Wilson, Sebastian Sabogal, Alan D. George, Christopher Wilson
2020 2020 IEEE Aerospace Conference  

Preserved Fulltext

fulltext thumbnail
Web Archive Capture PDF (766.5 kB)
https://web.archive.org/web/20201103110403/http://d-scholarship.pitt.edu/38351/1/goodwillj_etdPitt2020.pdf

A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2020; you can also visit the original URL. The file type is application/pdf.

This hybrid CNN-JPEG approach shows 23.5% better average peak signal-to-noise ratio (PSNR) and 33.5% better average structural similarity index (SSIM) versus standard JPEG on a dataset collected on the  ...  tune the compression ratio to allow for a tradeoff between v PSNR/SSIM and combined file size over a batch of STP-H5-CSP images.  ...  file size by 29.6% when compared to a static QF=90 over a batch of satellite images collected on STP-H5-CSP.  ... 
doi:10.1109/aero47225.2020.9172536 fatcat:ou6b74ywjnckfjxwgicb7nlx4i
Citation

Justin Goodwill, David Wilson, Sebastian Sabogal, Alan D. George, Christopher Wilson. "Adaptively Lossy Image Compression for Onboard Processing." 2020 IEEE Aerospace Conference (2020)

Soc Communication Architecture Modeling

Ziaddin Daie Koozekanani, Mina Zolfy Lighvan
2012 Zenodo  

Preserved Fulltext

fulltext thumbnail
Web Archive Capture PDF (132.2 kB)
https://web.archive.org/web/20200208135908/https://zenodo.org/record/1077355/files/11473.pdf

A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2020; you can also visit the original URL. The file type is application/pdf.

In this paper some of the mostly used methodologies for modeling and representation of on chip communication are investigated.  ...  Our goal is studying the existing methods to extract the requirements of a general representation scheme for communication architecture synthesis.  ...  CSP CSP(Communicating Sequential Processes) [13] is a classical approach for describing the communication in parallel systems.  ... 
doi:10.5281/zenodo.1077354 fatcat:tinbd7fcejaa5kfiznhvzy3raq
Open Access
Citation

Ziaddin Daie Koozekanani, Mina Zolfy Lighvan. "Soc Communication Architecture Modeling." Zenodo (2012)

A Verified Protocol to Implement Multi-way Synchronisation and Interleaving in CSP [chapter]

Marcel Vinicius Medeiros Oliveira, Ivan Soares De Medeiros Júnior, Jim Woodcock
2013 Lecture Notes in Computer Science  

Preserved Fulltext

fulltext thumbnail
Web Archive Capture PDF (374.8 kB)
https://web.archive.org/web/20180719043340/http://eprints.whiterose.ac.uk/94533/1/a_verified_protocol.pdf

A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2018; you can also visit the original URL. The file type is application/pdf.

In previous work, we presented a tool, csp2hc, that translates a subset of CSP into Handel-C source code, which can itself be converted to produce files to program FPGAs.  ...  This subset restricts parallel composition: multisynchronisation and interleaving on shared channels are not allowed. In this paper, we present an extension to csp2hc that removes these restrictions.  ...  In Section 2, we introduce CSP M , Handel-C, and the previous version of csp2hc. Section 3 describes the approach to implement CSP model of parallelism in Handel-C.  ... 
doi:10.1007/978-3-642-40561-7_4 fatcat:ihyyn7tzprgm3gavw2yidtt5ra
Citation

Marcel Vinicius Medeiros Oliveira, Ivan Soares De Medeiros Júnior, Jim Woodcock. "A Verified Protocol to Implement Multi-way Synchronisation and Interleaving in CSP." Lecture Notes in Computer Science (2013) 46-60

Evolution in architectures and programming methodologies of coarse-grained reconfigurable computing

Zain-ul-Abdin, Bertil Svensson
2009 Microprocessors and microsystems  

Preserved Fulltext

fulltext thumbnail
Web Archive Capture PDF (1.6 MB)
https://web.archive.org/web/20170810174510/http://www.hh.se/download/18.70cf2e49129168da015800017887/Survey_Article_CGRA_asPublished.pdf

A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL. The file type is application/pdf.

systems, the architectures of reconfigurable devices have evolved to coarse-grained compositions of functional units or program controlled processors, which are operated in a coordinated manner to improve  ...  of these on energy related properties and scalability.  ...  Acknowledgements We would like to thank our colleagues (Dr. Veronica Gaspes, Jerker Bengtsson, Andreas Persson, and Prof.  ... 
doi:10.1016/j.micpro.2008.10.003 fatcat:k4c63f4k2zbc5a4mfr3vfwqkfe
Citation

Zain-ul-Abdin, Bertil Svensson. "Evolution in architectures and programming methodologies of coarse-grained reconfigurable computing." Microprocessors and microsystems 33.3 (2009) 161-178

Inverse Problems, Constraint Satisfaction, Reversible Logic, Invertible Logic and Grover Quantum Oracles for Practical Problems [chapter]

Marek Perkowski
2020 Lecture Notes in Computer Science  

Preserved Fulltext

fulltext thumbnail
Web Archive Capture PDF (2.6 MB)
https://web.archive.org/web/20200905164034/https://link.springer.com/content/pdf/10.1007%2F978-3-030-52482-1_1.pdf

A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2020; you can also visit the original URL. The file type is application/pdf.

Moreover, building oracles is the fundamental concept in the new approach to solve CSP proposed here and based on Invertible Logic introduced recently by Supriyo Datta and his team.  ...  For instance, several important problems in CAD and Machine Learning can be solved using only two basic operations on set partitions; P 1 P 2 and P 1 Á P 2 .  ...  methodology to solve optimization and CSP problems based on designing oracles bottom-up from a hierarchy of blocks.  ... 
doi:10.1007/978-3-030-52482-1_1 fatcat:xw3kgmienzhh7mmfi4u3n6h7d4
Citation

Marek Perkowski. "Inverse Problems, Constraint Satisfaction, Reversible Logic, Invertible Logic and Grover Quantum Oracles for Practical Problems." Lecture Notes in Computer Science (2020) 3-32

« Previous Showing results 1 — 15 out of 368 results