A copy of this work was available on the public web and has been preserved in the Wayback Machine. The capture dates from 2017; you can also visit the original URL.
The file type is application/pdf
.
Filters
Derive
2000
SIGPLAN notices
Many binary tools, such as disassemblers, dynamic code generation systems, and executable code rewriters, need to understand how machine instructions are encoded. ...
Derive automatically reverse-engineers instruction encoding knowledge from the assembler by feeding it permutations of instructions and doing equation solving on the output. ...
A related area of machine learning research is called inductive logic programming" 1 . Its goals are similar to ours: to build tools that can automatically reason about other programs. ...
doi:10.1145/351403.351409
fatcat:4326ebet5feo5hiytb5fop73s4
Derive
2000
Proceedings of the ACM SIGPLAN workshop on Dynamic and adaptive compilation and optimization - DYNAMO '00
Many binary tools, such as disassemblers, dynamic code generation systems, and executable code rewriters, need to understand how machine instructions are encoded. ...
Derive automatically reverse-engineers instruction encoding knowledge from the assembler by feeding it permutations of instructions and doing equation solving on the output. ...
A related area of machine learning research is called inductive logic programming" 1 . Its goals are similar to ours: to build tools that can automatically reason about other programs. ...
doi:10.1145/351397.351409
dblp:conf/dynamo/EnglerH00
fatcat:z3xhk6kb3fgvdcyxny3slktsua
Data-driven equivalence checking
2013
SIGPLAN notices
We present a data driven algorithm for equivalence checking of two loops. The algorithm infers simulation relations using data from test runs. ...
Once a candidate simulation relation has been obtained, off-the-shelf SMT solvers are used to check whether the simulation relation actually holds. ...
This material is also based on research sponsored by the Air Force Research Laboratory, under agreement number FA8750-12-2-0020. The U.S. ...
doi:10.1145/2544173.2509509
fatcat:6yzrt2snrzaifbea2yrtmbwnsm
Language support for dynamic, hierarchical data partitioning
2013
SIGPLAN notices
We present a data driven algorithm for equivalence checking of two loops. The algorithm infers simulation relations using data from test runs. ...
Once a candidate simulation relation has been obtained, off-the-shelf SMT solvers are used to check whether the simulation relation actually holds. ...
This material is also based on research sponsored by the Air Force Research Laboratory, under agreement number FA8750-12-2-0020. The U.S. ...
doi:10.1145/2544173.2509545
fatcat:jou3mu7bgvclxhdylv3xnssnci
Data-driven equivalence checking
2013
Proceedings of the 2013 ACM SIGPLAN international conference on Object oriented programming systems languages & applications - OOPSLA '13
We present a data driven algorithm for equivalence checking of two loops. The algorithm infers simulation relations using data from test runs. ...
Once a candidate simulation relation has been obtained, off-the-shelf SMT solvers are used to check whether the simulation relation actually holds. ...
This material is also based on research sponsored by the Air Force Research Laboratory, under agreement number FA8750-12-2-0020. The U.S. ...
doi:10.1145/2509136.2509509
dblp:conf/oopsla/0001SCA13
fatcat:gq6o6vl6anconhxxviqblguski
Language support for dynamic, hierarchical data partitioning
2013
Proceedings of the 2013 ACM SIGPLAN international conference on Object oriented programming systems languages & applications - OOPSLA '13
We present a data driven algorithm for equivalence checking of two loops. The algorithm infers simulation relations using data from test runs. ...
Once a candidate simulation relation has been obtained, off-the-shelf SMT solvers are used to check whether the simulation relation actually holds. ...
This material is also based on research sponsored by the Air Force Research Laboratory, under agreement number FA8750-12-2-0020. The U.S. ...
doi:10.1145/2509136.2509545
dblp:conf/oopsla/TreichlerBA13
fatcat:tdcyzqw3qzfrvcoumlwrxxa5du
Survey on Instruction Selection: An Extensive and Modern Literature Review
[article]
2013
arXiv
pre-print
Instruction selection is one of three optimisation problems involved in the code generator backend of a compiler. ...
As new approaches and techniques have appeared since its publication, this brings forth a need for a new, up-to-date review of the current body of literature. ...
For most target machines, however, this turned out to be impracticable; in the case of the VAX machine -a CISC-based architecture from the 1980s, where each machine instruction accepted a multitude of ...
arXiv:1306.4898v2
fatcat:pm6wvltmsjdznkhghvw4lxaq2m
Hints and Principles for Computer System Design
[article]
2021
arXiv
pre-print
It also gives some principles for system design that are more than just hints, and many examples of how to apply the ideas. ...
This new long version of my 1983 paper suggests the goals you might have for your system -- Simple, Timely, Efficient, Adaptable, Dependable, Yummy (STEADY) -- and techniques for achieving them -- Approximate ...
Do one thing well. Don't generalize. -Don't hide power. Leave it to the client. Make it fast. Use brute force. If in doubt, leave it out. ...
arXiv:2011.02455v3
fatcat:jolyz5lknjdbpjpxjcrx5rh6fa
A Toolkit for Design and Performance Analysis of Real-Time Component-Based Software Systems
2006
2006 International Conference on Software Engineering Advances (ICSEA'06)
Their knowledge, experience and willingness to help allowed me to obtain a deep insight into the world of system architectures, real-time systems and CBSE technologies. ...
Their invitation to co-author them in the two CBSE tutorials was a great credit, which set my motivation one level higher. ...
The techniques for early identification of quality attributes and bottlenecks in the architecture alternatives lead to guidance for the generation of promising design alternatives, thereby avoiding brute-force ...
doi:10.1109/icsea.2006.261260
dblp:conf/icsea/BondarevCBW06
fatcat:5tjhzvvaijht7cdukjtmwhlikm
Final Evaluation of MIPS M/500 Final Report for the RISC Insertion Project
2018
a highly viable and attractive alternative to the more familiar but less efficient CISC architectures. ...
All aspects of processor capabilities and support software were evaluated, tested, and compared to familiar Complex Instruction Set Computer (CISC) architectures. ...
Dynamic Analysis of Compilers In this section we describe a brute-force analysis of the code generated by the MIPS and VAX compilers. ...
doi:10.1184/r1/6573779
fatcat:cbsyk236znhpjirutowg2kpx64
Thesis advisors Precise and Adaptable Worst-Case Execution Time Estimation in Hard Real-Time Systems
unpublished
Our approach consists in the introduction of a new formal modeling language that captures the complex behaviour of modern hardware and is guided by the timing analysis in order to achieve the needed previi ...
One of the main reasons is that currently available solutions focus on delivering precise estimations through tools that are highly dependent on the underlying platform (in order to provide precise and ...
in machine code and to the computation of WCET. ...
fatcat:gwgqzb4cizeptazosi4bfcyc7q
ORDER FORM-INFORMATICA Referees
unpublished
Acknowledgeinent We would like to thank Frank Piessens for his valuable input on how to improve the presentation of our work. ...
The authors vvant to acknovvledge the anonymous revievvers for their constructive remarks and suggestions.
References
Acknovfledgments The authors wish to thank Daniel A. ...
Mathematical lower bound would be more appropriate, but if a brute force attack is possible, then we can have lučk and hit the right key on the first try. ...
fatcat:vcpff6hwcnfbxowzb5kxsm5q4a
Optimal Global Instruction Scheduling for the Itanium® Processor Architecture
[article]
2005
However, this brute force approach is impractical since the resulting enumeration tree is of immense size even for small basic blocks. ...
What makes the design approach groundbreaking-and to some observers also arguable-is that it marks a radical departure from prevailing superscalar CISC and RISC architectures, especially with regard to ...
Table 7 .4 displays in the same form how often different sorts of code motion were used: for each sort, one column always shows the percentage of instructions to which it can be applied in the ILP model ...
doi:10.22028/d291-25795
fatcat:bdksgovmnjgjpkoui5axfjkxja
High-Performance Computing
[chapter]
2013
Encyclopedia of Systems Biology
I am trying to keep the focus on oating-point values, and you keep drifting away! ...
By pouring the two glasses into a third, we are adding the two real numbers perfectly (unless we spill some), and we wind up with a real number amount of water in the third glass. ...
Don't assume that the brute force approach used here is the only method to solve this particular problem. ...
doi:10.1007/978-1-4419-9863-7_100623
fatcat:riq42swmkzcfdgwhw3ja2fqdsu
High-Performance Computing
[chapter]
2016
High-Performance IT Services
I am trying to keep the focus on oating-point values, and you keep drifting away! ...
By pouring the two glasses into a third, we are adding the two real numbers perfectly (unless we spill some), and we wind up with a real number amount of water in the third glass. ...
Don't assume that the brute force approach used here is the only method to solve this particular problem. ...
doi:10.1201/9781315367217-24
fatcat:ad4uzzlz6rbcnmn4sfuh7jprqq
« Previous
Showing results 1 — 15 out of 21 results