Power-aware communication optimization for networks-on-chips with voltage scalable links

by Dongkun Shin, Jihong Kim

Published in International Symposium on Hardware/Software Codesign by ACM Press.

2004 p170-175

application/pdf 122.2 kB `file_ngxzb2dpq5b77ipr5qslmfhibu`
application/pdf 119.1 kB `file_gw52tajijvgblhln25gync6s4y`	nyx.skku.ac.kr (web) davinci.snu.ac.kr (web) web.archive.org (webarchive) web.archive.org (webarchive)
application/pdf 132.1 kB `file_ffr5rkdaangkto4fofwa2lc4sa`	www.cs.york.ac.uk (web) web.archive.org (webarchive) web.archive.org (webarchive) www.cs.york.ac.uk (web) web.archive.org (webarchive)

Preserved and Accessible

Type paper-conference
Stage

published

Year 2004

DOI 10.1145/1016720.1016763
dblp conf/codes/ShinK04

Container Metadata
Not in DOAJ
Not in Keepers Registry

Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)

Cite This

BibTeX
CSL-JSON
MLA
Harvard

Lookup Links

Catalog Record
Revision: 2c26ea0e-b59e-402f-ab48-3e71d601a744
API URL: JSON

Power-aware communication optimization for networks-on-chips with voltage scalable links release_l53tdohfe5dwbbyipp6xwpu6ya