A 10-bit, 10Msps pipelined ADC with first stage conventional SAR ADC and second stage multi-bit per cycle SAR ADC release_fx6bkgfaojef5j72bkfedcnifi

by Paridhi Gulati

Published by University of Texas at Austin.

2016  

Archived Files and Locations

application/pdf   2.4 MB
file_4vl4cnasmjhfxjnx2skhzblvjm
repositories.lib.utexas.edu (publisher)
web.archive.org (webarchive)
Read Archived PDF
Preserved and Accessible
Type  article
Stage   published
Year   2016
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
Catalog Record
Revision: 622fd039-7060-468d-9c6c-30832c6f7a26
API URL: JSON