A 128-way FPGA platform for the acceleration of KLMS algorithm

by Xiaowei Ren, Qihang Yu, Badong Chen, Nanning Zheng, Pengju Ren

Published in Asia and South Pacific Design Automation Conference by IEEE.

2015 p18-19

application/pdf 739.9 kB `file_zfh7a55c3jfeziw6pg3ar6bx3y`
application/pdf 617.2 kB `file_l22mg3hpgnakfnuyszi3yvki2e`	gr.xjtu.edu.cn:80 (web) web.archive.org (webarchive)

Preserved and Accessible

Type paper-conference
Stage

published

Year 2015

DOI 10.1109/aspdac.2015.7058925
dblp conf/aspdac/RenYCZR15

Container Metadata
Not in DOAJ
Not in Keepers Registry

Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)

Cite This

BibTeX
CSL-JSON
MLA
Harvard

Lookup Links

Catalog Record
Revision: 691ec341-df2c-4523-94a7-11dd2fdfea82
API URL: JSON

A 128-way FPGA platform for the acceleration of KLMS algorithm release_byjzirdkhjeadofaoabparskqy