Huda, Anderson, Tamura, 2013. Charge recycling for power reduction in FPGA interconnect, in: . IEEE.. https://doi.org/10.1109/fpl.2013.6645509