Charge recycling for power reduction in FPGA interconnect release_a3jnpbmcqbctfd4hntibv7fii4

by Safeen Huda, Jason Anderson, Hirotaka Tamura

Archived Files and Locations

application/pdf   903.5 kB
file_kdgx3q2oszb6lo5xqxrq4pnzgi
web.archive.org (webarchive)
janders.eecg.toronto.edu (web)
application/pdf   394.9 kB
file_zd5hbyoltnfqvjqbo6zliwuciq
www2.engr.arizona.edu (web)
web.archive.org (webarchive)
Read Archived PDF
Preserved and Accessible
Type  paper-conference
Stage   published
Year   2013
Work Entity
access all versions, variants, and formats of this works (eg, pre-prints)
Catalog Record
Revision: b1a3f645-70bf-4a5f-80ce-1f47c3015951
API URL: JSON